530FA1288M00DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530FA1288M00DGR

530FA1288M00DGR: DescriptionLVDS Output Clock Oscillator, 1288MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530FA1288M00DGR Overview

LVDS Output Clock Oscillator, 1288MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530FA1288M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1288 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

As a qualified engineer, you need to remember these circuit diagrams throughout your life!

Interface circuit between AD574A and PC bus

Power supply circuit diagram of AST ECDI-I type VGA color display

Small power circuit

Incandescent lamp flasher circuit

Photoelectric tube control street light switch circuit diagram

Modelsim 10.5b: I just started learning to use Modelsim. I wrote a simple counting program and a corresponding test program, but I can't simulate the timing diagram. Please help me!!! Below is the source code and tes...; lingling_723 FPGA/CPLD

Selection of miniature air pumps: I have recently encountered some problems while driving an air pump. Friends who are familiar with micro air pumps, please give me some advice: 1. I want to use the PWM wave output by the microcontrol...; 王小明A Medical Electronics

Bilateral and multilateral in social interaction (zt): [font=宋体][size=3] I have a friend named Wanwan. When I first met him, I found that he was very meticulous and serious in his work. Once I told him about a problem I had recently encountered, and he sa...; hxqhit Talking about work

Problems with optocoupler measurements: As shown in the figure, when there is no input, the diode range of the multimeter is used to measure the 8th and 5th pins of the optocoupler, and the display is 0.9v. Why is this? When there is no inp...; shaorc Analog electronics

HOSTLINK Protocol Analysis: HOSTLINK protocol analysis Omron's PLC communication protocol HOSTLINK analysis, English data. Convenient for those who like PLC peripheral development ^_^ How to upload attachments? Today I found tha...; tiandi8734 Embedded System

STM32L476RG Nuleo Review 2 What does STM32L476RG+MBED look like?: [i=s]This post was last edited by damiaa on 2015-10-21 11:29[/i] [size=4][b]STM32L476RG Nuleo Review 2 What will STM32L476RG+MBED look like[/b][/size] [size=3] [/size] [size=3]Now let’s continue with ...; damiaa stm32/stm8

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components