530MA1119M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530MA1119M00DG

530MA1119M00DG: DescriptionLVPECL Output Clock Oscillator, 1119MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530MA1119M00DG Overview

LVPECL Output Clock Oscillator, 1119MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530MA1119M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1119 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Sanyo 80P switching power supply circuit diagram

Refrigerator protector circuit using 8751

RC circuit detects reverse sequence

Application circuit example circuit diagram

Hartley oscillator circuit

Synchronous sequential circuit design

Analysis of Linux Kernel IP Queue Mechanism (Part 2) - User Mode Processing and Returning Data Packets: Preface This article and three others will analyze the IP Queue mechanism from user-mode applications to kernel-mode module programming. The titles of the three articles are: Analysis of the Linux Ker...; fish001 Linux and Android

Can I see the status of GPIO when debugging in CCS environment?: I would like to ask, when debugging in CCS environment, can I see the status of GPIO port like a microcontroller?...; zxqzds DSP and ARM Processors

Samsung 210 Qt player problem: [p=24, null, left][color=rgb(102, 102, 102)][font="]I have several problems when using Samsung development board. I hope the experts can help me solve them. 1. When running on the development board us...; zjx94 Embedded System

Multi-phase cross-boost circuit and its application in active power factor correction technology: Multi-phase cross-boost circuit and its application in active power factor correction technologyWeng Zhengming1, Chen Chengzhi1, Zhang Zhengnan2(1 Shenzhen Zhiweibao Technology Co., Ltd., Shenzhen, Gu...; fighting Analog electronics

Anhui's component list is out. Please help guess the topic of the car.: [i=s] This post was last edited by paulhyde on 2014-9-15 08:56 [/i] The following is a list of the main components and instruments for this competition. I. Undergraduate Group 1. List of main componen...; 心碎小王子 Energy Infrastructure?

51 LCD display problem: RS BIT P2.6 RW BIT P2.5 E BIT P2.7 LCD EQU P0 MAIN: MOV LCD,#00000001B ACALL WR_COMM ACALL INIT_LCD MOV LCD,#82H ACALL WR_COMM MOV LCD,#'O' ACALL WR_DATA MOV LCD,#'K' ACALL WR_DATA JMP $ INIT_LCD: MOV...; rado3090 Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components