530MB875M000BGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530MB875M000BGR

530MB875M000BGR: DescriptionLVPECL Output Clock Oscillator, 875MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530MB875M000BGR Overview

LVPECL Output Clock Oscillator, 875MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530MB875M000BGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	875 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

High quality stereo HI-FI combo amplifier 04

Tianquan brand BCD-170 refrigerator circuit

Remote control infrared detection circuit

Imitation SRS processor circuit

4. Power supply circuit diagram of AOC CM-333 color display

Recruiting: Software Engineers and Senior Taobao Artists!: [color=rgb(0, 0, 0)][backcolor=rgb(249, 250, 250)][font=宋体, Tahoma, Helvetica, Arial, sans-serif][size=12px]Shenzhen Jiayinmei Digital Technology Co., Ltd. is a high-tech professional speaker manufact...; haojobs2012 Recruitment

【LPC54100】Official Keil project is too redundant, create a new IAR project: I really don't dare to communicate with the official library of nxp. I suggest you learn from ST. Because the official kei project is a bit redundant and the logic is a bit messy, I simply rebuilt a p...; muxb NXP MCU

Please ask the moderator, STM8L152R6SWIM and BEEP are used together: I would like to ask the moderator, STM8L152R6 SWIM and BEEP are shared. Will it be inconvenient to debug after using the BEEP function? Also, can the LCD SEG pins be used discontinuously? Because the ...; qwertyuhoho stm32/stm8

MPEG4 video codec SoC (FIC8120): Applications: Ipcam, DVS, DVR, video conferencing system (encoding and decoding at the same time), DMA systemHardware structure: FIC8120 is a highly integrated hardware MPEG4 codec SoC. The core is th...; ecodes MCU

Help. VS 2005 and WINCE can't connect..: I am a novice, and I configured it according to this article, but it only worked once. After that, it kept saying that Active Sync was not installed, but this article said that Active Sync should not ...; yzg092 Embedded System

【Good news! 】Download points and chip coins can be circulated!: [font=微软雅黑][size=3]{:1_108:} Good news! Good news! [/size][/font] [font=微软雅黑][size=3] [/size][/font] [font=微软雅黑][size=3]Starting today, download points and core coins can be circulated! [color=#ff0000...; linjiang Download Centre

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components