EEWORLDEEWORLDEEWORLD

Part Number

Search

70526-47

Description
Barrier Strip Terminal Block, 20A, 1 Row(s), 1 Deck(s),
CategoryThe connector    terminals   
File Size154KB,2 Pages
ManufacturerMolex
Websitehttps://www.molex.com/molex/home
Download Datasheet Parametric View All

70526-47 Overview

Barrier Strip Terminal Block, 20A, 1 Row(s), 1 Deck(s),

70526-47 Parametric

Parameter NameAttribute value
MakerMolex
Reach Compliance Codeunknown
ECCN codeEAR99
Other featuresPANEL MOUNT, PLASTIC, 94V-0
Fastening methodSCREW
Installation typeBOARD
Number of layers1
Rows1
Number of channels26
Rated current20 A
Rated voltage300 V
safety certificateUL; CSA
Terminal and terminal strip typesBARRIER STRIP TERMINAL BLOCK
Wire gauge12 AWG
Base Number Matches1
Introduction to the Application and Substrate Materials of Fluorine-based High Frequency Printed Circuit Boards
The high frequency of electronic equipment is a development trend, especially with the increasing development of wireless networks and satellite communications, information products are moving towards...
1234 PCB Design
usbkey
Engaged in professional cos development work, familiar with the working principles of various cos, willing to undertake the following work for a long time: 1. Develop various USB dongles and USBkey de...
cclccl985 Embedded System
Save and restore BIOS parameters
Save and restore BIOS parameters The so-called system settings refer to the hardware device information that users can select and install. Usually, it must be recorded in some form so that when the sy...
wo2000ailuo PCB Design
Why does 2450 eboot crash when downloading NK DNW0.6 over 40M?
As the title says. It is normal to download NK of more than 20M. If I download 40M, the progress bar of DNW will stop after two-thirds of the download. Here are some printed information: _OEMPlatformI...
zhanghuiyang Embedded System
[FPGA warning message] No load capacitance is specified for output management
Warning: Found xx output pins without output pin load capacitance assignment Reason: No load capacitance is assigned to the output pin Solution: This function is used to estimate TCO and power consump...
eeleader FPGA/CPLD
About LVDS Levels in FPGA
I use AD9230, which outputs LVDS level. I connect its data to FPGA. For example, the AD data line is: AD0+ to AD12+ and AD0- to AD12-. How to process this data in FPGA? Is it to subtract the positive ...
dahaotile FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1526  2534  1706  1459  1068  31  52  35  30  22 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号