EEWORLDEEWORLDEEWORLD

Part Number

Search

531MB245M000DGR

Description
LVPECL Output Clock Oscillator, 245MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

531MB245M000DGR Overview

LVPECL Output Clock Oscillator, 245MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531MB245M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency245 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
WinCE supports wireless network?
Hello everyone, I want to know the support of wince5.0 wince6.0 for wireless network, such as wifi, gprs, 3G. I know wince should have wifi protocol stack, but I don't know whether it supports gprs, 3...
hzwwqq Embedded System
Has anyone used the RL-FlashFS library provided by MDK?
When I use the RL-FlashFS library provided by MDK to apply the SD card, I find that it works normally when running at full speed,but when I enter the Keil debugging environment and single-step debuggi...
whc123 stm32/stm8
430 adc
I would like to ask, does adc12memx enter an interrupt once every conversion? (If eint allows it). Also, will adc12memx change in the ADC? (Assign it to other variables in the interrupt) Thank you....
xiaoliangzz Microcontroller MCU
ADS1263 configuration code for measuring three-wire PT100 (RTD) resistance
[i=s]This post was last edited by littleshrimp on 2017-8-25 11:34[/i] Use the internal constant current source of ADS1263, IDAC1=IDAC2=1.5mA. The reference resistor is 820ohm. Refer to the post below ...
littleshrimp Test/Measurement
[Late night help] About the configuration of PLL in EP2C8
[Late night help] About the configuration of PLL in EP2C8There is no other way out.It's already 3:30. I've been troubled by a problem for a long time.Configure PLL Direct Instantiation GenerationThe i...
bighead FPGA/CPLD
Highlights of the 2016-2017 Power Supply Design Seminar
[align=left][size=3]Reprinted from: [font=normal 宋体, Arial, Helvetica, sans-serif][color=#000000]deyisupport[/color][/font][/size][/align][align=left][size=3]Author: Brian King[/size][/align][align=ce...
okhxyyo Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 800  2039  2413  2494  1533  17  42  49  51  31 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号