531RB61M0000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531RB61M0000DG

531RB61M0000DG: DescriptionLVPECL Output Clock Oscillator, 61MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531RB61M0000DG Overview

LVPECL Output Clock Oscillator, 61MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531RB61M0000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	61 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Strain gauge measuring circuit

Machine tool lighting short circuit protection circuit

Torque motor single-phase speed regulation circuit 2

Electronic rapid starter for fluorescent lamps

5G14 positive high voltage output regulated power supply

Input status indication circuit

Capacitive load reflection in the middle of PCB design routing: Many times, the PCB design routing will pass through vias, test point pads, short stub lines, etc., all of which have parasitic capacitance, which will inevitably affect the signal. The impact of the ...; ESD技术咨询 PCB Design

【Design tools】verilog_interview.pdf: I think it is still very good to share it...; 洪武元年 FPGA/CPLD

How to update and upgrade GPS navigation electronic maps: As we all know, navigation electronic maps are the core and foundation of GPS navigation. Navigation map updates and upgrades are the lifeline of navigation maps, and even the standard for the surviva...; KG5 Automotive Electronics

【GD32L233C-START Review】Five simple temperature and humidity displays: [i=s]This post was last edited by hl23889909 on 2022-4-17 09:03[/i]OverviewThe hardware required for this demo: GD32L233C-START evaluation board, OLED display, AHT25 temperature and humidity sensor:SP...; hl23889909 GD32 MCU

HIVE-BASE+FAT?: How to implement the FAT configuration registry to achieve automatic partitioning function, because my EBOOT does not have a partitioning function, but I want to implement HIVE-BASE+FAT? Environment: ...; zhang_shuai2005 Embedded System

Datetime issues in D600: Calling Datetime.now.tostring() returns [b]2009-03-16 17:33:11 [/b] on the simulator. Connecting D600 for debugging, datetime.now returns [b]2009-03-16 Monday 17:33:11 [/b] on S900. Why is there an ex...; tmhill Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components