530RA1294M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530RA1294M00DG

530RA1294M00DG: DescriptionLVPECL Output Clock Oscillator, 1294MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530RA1294M00DG Overview

LVPECL Output Clock Oscillator, 1294MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530RA1294M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1294 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

OTL audio power amplifier

Digital camera 5-channel power supply MAX1565

Circuit diagram for outputting angle signal

Differential (D) operation circuit

Electrode water level control circuit

Inverter circuit 22

Internal and external antennas and internal antenna technical requirements: Internal and external antennas and internal antenna technical requirements Antennas are divided into internal and external. External antennas mainly use spiral or PCB. Spiral antennas generally have b...; xtss RF/Wirelessly

OSCtxSw function cannot be executed: I am a novice in porting UCOS to MCF52259 and encountered a problem (as shown in the title). I have a few questions:1. The book says that if the soft interrupt vector or TRAP vector is correctly set t...; zhaozh2000 Embedded System

Linux by Baiking: [url=home.php?mod=space&uid=346593]@白丁[/url] [url=https://bbs.eeworld.com.cn/thread-499946-1-1.html][size=3]老白学习linux--获取核心版本信息，执行核心交叉[/size][/url] [url=https://bbs.eeworld.com.cn/thread-500662-1-1.ht...; okhxyyo Linux and Android

Do the programs that are usually run on NORFLASH still need RAM?: Norflash supports on-chip operation, while nandflash does not. So can the programs that are usually run on norflash not require RAM? If I want to make a minimal ARM system, is a 2440 chip + a norflash...; wangzhijie588 Embedded System

CP2123 chip problem: [size=14px]Hello everyone, in the following circuit VL=+12V, what is the Vin voltage? What role does this 2N3904 play here? Please give me some advice, thank you! [/size] [size=14px] [/size]...; gsywm Analog electronics

A rk3399 board, welcome to provide suggestions...! Further improvement!!!: [align=center][/align] [align=center][/align] [align=center][/align] [align=center][/align] [align=center][/align] [align=center][/align] [align=center][/align] [align=center][/align] 文档下载：...; szypf2011 Mobile and portable

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components