531MC885M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531MC885M000DG

531MC885M000DG: DescriptionLVPECL Output Clock Oscillator, 885MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531MC885M000DG Overview

LVPECL Output Clock Oscillator, 885MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531MC885M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	885 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

LED fuse blown indication circuit

Ultrasonic liquid level indication circuit diagram composed of NE555

INA114 type instrument amplifier circuit

High sensitivity platinum thermal resistance bridge circuit

Room decoration color changing light circuit

Transistor ionization alarm circuit

Questions about GPRS data center development?: We are now working on a GPRS data center. We use a GPRS dedicated line access method to connect to the data center. I use the TCP/IP protocol. Each DTU has a fixed IP. Now I am the only one working on...; skyline929 Embedded System

About IAR emulation of MSP430: Can IAR simulate the serial port communication of msp430 microcontroller? If so, please help me find out where the program is wrong. #include void main( void ) { char m=0; int i[25]={0,1,2,3,4,5,6,7,8...; jjphero Embedded System

Build Android development environment ZT: [i][font=宋体]How to build[/font]Android[font=宋体] development environment Google's official website has a detailed introduction. Here we mainly give some brief tips. For more details, please refer to[/f...; qfc Embedded System

Serial port 1 can send to serial port 0, but not vice versa. Why?: Please help, brothers and sisters, can you help me?interrupt[UART1RX_VECTOR] void usart1_rx (void){while (!(IFG1 & UTXIFG0)); // USART0 TX buffer ready?TXBUF0 = RXBUF1; // RXBUF1 to TXBUF0}The above s...; laoyuyin Microcontroller MCU

HPM6750 evaluation of Pioneer Semiconductor Step 2 (LVGL test): [i=s]This post was last edited by arilink on 2022-5-14 17:04[/i]LVGL stands for Light and Versatile Graphics Library. It is a free, open-source GUI library with exquisite interface, low resource consu...; arilink Domestic Chip Exchange

NXP LPC1768 BMW Development Board Chapter 8 Timer: [b]Chapter 8 BMW 1768——Time Timer [/font] [/b] [align=left][color=#222222][backcolor=rgb(238, 238, 238)][font=sans-serif][font=sans-serif] Development Environment: Integrated Development Environment μ...; 旺宝电子 NXP MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components