530FC120M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530FC120M000DGR

530FC120M000DGR: DescriptionLVDS Output Clock Oscillator, 120MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530FC120M000DGR Overview

LVDS Output Clock Oscillator, 120MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530FC120M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	120 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

One SIPU STR soft starter controls two motor circuits a

Incandescent lamp dimming circuit using thyristor Part 3

555 lantern electronic switch circuit diagram

555 high voltage electroscope circuit

Three tubes drive three relay circuits in an unstable state

Class B push-pull power amplifier circuit (DEPP circuit)

There are a lot of posts collecting gold coins now.: There are quite a lot of posts collecting gold coins now. Although the uploaded things are good, they can't be too expensive. One or two is enough. We can earn it back by replying. Of course, the repl...; mlk123 Talking

Two electrons of love god......: 1. Origin of Nothingness A long time ago, there were two electrons in a nebula. They were rotating around the same nucleus, she was in the inner layer and he was in the outer layer. Their orbits were ...; Wxy8030 MCU

Does anyone have the definition of the 20-pin ISP port?: Dear masters: Does anyone have the definition of the 20-pin ISP port? ? ! ! [img]https://home.eeworld.com.cn/my/attachment/201007/27/64393_1280224490AugV.jpg.thumb.jpg[/img] Is the definition of 20 in...; wanzsxit MCU

Participate in the HELPER2416 development board scholarship program: Compile and use QT4, a pure beginner tutorial: I really don't understand the qtopia program, so I'll leave it alone for now. I'll follow the official documentation and use QT4, but I found that it's not very clear. In order to benefit pure novices...; shihuntaotie Embedded System

Cannot generate .out, need help from experts: The entire error message is as follows:\"D:\\ti\\c5500\\cgtools\\bin\\cl55\" -g -q -fr\"d:/ti/myprojects/filter/Debug\" -d\" _DEBUG\" -@\"Debug.lkf\" \"filter.c\"\"D:\\ti\\c5500\\cgtools\\bin\\cl55\" ...; duguke Analogue and Mixed Signal

Asking for advice: Several questions about the s3c2440 development board~~: I am a junior in college and participated in an electronic design competition. I have never been exposed to embedded development before, so I am a complete novice in this direction. I hope that expert...; jer Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components