530EA838M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530EA838M000DG

530EA838M000DG: DescriptionLVPECL Output Clock Oscillator, 838MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530EA838M000DG Overview

LVPECL Output Clock Oscillator, 838MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530EA838M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	838 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Stepper motor drive circuit composed of LB1836M

Capacitor filter-between lines

Comparison of relay control circuit and PLC ladder diagram

Phase-shift trigger circuit of six thyristors in three-phase fully controlled bridge circuit

AN7161N power amplifier circuit

5V regulated power supply circuit using voltage doubler rectification

Touch screen sampling problem (after each startup, the sampling value of the same point varies greatly): Running bare metal programs on 2416, the same set of hardware and software. The problem I have found is: when starting the program, clicking on the same point on the touch screen multiple times, the s...; sf19840705 Embedded System

Some things to know about PCB design: 1. The inductance of the PCB trace is 1nH for 1mm length. Be careful not to ignore this inductance at high frequencies. 2. The feedback trace should be as short as possible. Be careful not to receive ...; qwqwqw2088 PCB Design

Can 430 be connected to 8255?: Since there are many keyboards and LED displays, I want to use 8255 for expansion. I have only expanded 8255 on 51 before, but the voltage of 430 is 3.3V. I don't know if I can expand 8255....; sjx2002 Microcontroller MCU

AVR timer compare mode problem: [i=s]This post was last edited by shipeng on 2018-1-13 08:21[/i] I have a product that needs to use Atmega32A's Timer0 for timing. I use the comparison timing mode CTC, that is, when TCNT0==OCR0, TCNT...; shipeng Microchip MCU

TF card receives design data: Hello everyone! I have a data acquisition board that needs a memory card. I plan to use a TF card. Where can I get information about TF card interface design? Which manufacturers can provide TF cards?...; jerd.hu FPGA/CPLD

How does a mixed signal become a DC signal?: I want to convert the mixed signal into a DC signal and send it to the MCU IO port to detect the level signal. How can I convert the mixed signal into a DC signal? The MCU IO port only needs to detect...; linda_xia Analog electronics

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components