EEWORLDEEWORLDEEWORLD

Part Number

Search

530FC592M000DGR

Description
LVDS Output Clock Oscillator, 592MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

530FC592M000DGR Overview

LVDS Output Clock Oscillator, 592MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530FC592M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency592 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Inverter communication
I developed a monitoring system using KingView. It includes 24 Yaskawa inverters and 72 Delta inverters. Using 485 communication, the Delta inverter is divided into 3 communication channels, each chan...
eeleader-mcu Industrial Control Electronics
I stored a lot of high voltage relays in TI boxes.
[i=s]This post was last edited by dontium on 2015-1-23 11:09[/i] :) One of them is a test board for ESD electrostatic discharge simulation; High voltage mercury relay:High voltage reed relay:...
music_586 Analogue and Mixed Signal
Thinking about you is so hard --- About the KEIL environment setting of LPC2400 template
:puzzle: Thinking about you is so hard --- About the KEIL environment settings of the LPC2400 template 1. Origin of the problem:time: I am using LPC2478 recently. Due to the tight time and heavy tasks...
sdjntl MCU
"Hello, Amplifier" is simple and profound
As a technician, to make progress, in addition to personal factors, it is crucial to meet a good teacher and read a good book carefully. I remember someone once summarized the characteristics of a goo...
gaon ADI Reference Circuit
ADC front-end design step 2
The second step is to determine the input impedance of the ADC (Figure 1). The AD9246 device is an unbuffered or switched capacitor ADC, so the input impedance is time-varying and changes with the fre...
ZYXWVU Analogue and Mixed Signal
PCI&LVDS Product Development Platform (PCI&LVDS)
PCI&LVDS Product Development Platform (PCI&LVDS) [Product Positioning] Development of high-speed data acquisition card based on PCI; Development of high-speed data acquisition processing card based on...
zgcdz51 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2645  929  2211  2922  488  54  19  45  59  10 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号