EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

7402PC

Description
IC,LOGIC GATE,QUAD 2-INPUT NOR,STD-TTL,DIP,14PIN,PLASTIC
Categorylogic    logic   
File Size68KB,1 Pages
ManufacturerNational Semiconductor(TI )
Websitehttp://www.ti.com
Stay tuned Parametric

7402PC Overview

IC,LOGIC GATE,QUAD 2-INPUT NOR,STD-TTL,DIP,14PIN,PLASTIC

7402PC Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerNational Semiconductor(TI )
package instructionDIP, DIP14,.3
Reach Compliance Codeunknown
JESD-30 codeR-PDIP-T14
JESD-609 codee0
Logic integrated circuit typeNOR GATE
MaximumI(ol)0.016 A
Number of terminals14
Maximum operating temperature70 °C
Minimum operating temperature
Package body materialPLASTIC/EPOXY
encapsulated codeDIP
Encapsulate equivalent codeDIP14,.3
Package shapeRECTANGULAR
Package formIN-LINE
power supply5 V
Maximum supply current (ICC)27 mA
Prop。Delay @ Nom-Sup22 ns
Certification statusNot Qualified
Schmitt triggerNO
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyTTL
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Base Number Matches1
Tiva C Series Chapter 10 Internal Memory Firmware Library Translation
There are many mistakes, I hope everyone will follow up, a one-man show is not spring,...
平湖秋月 Microcontroller MCU
Where to study in college? (Intended to study electronic information engineering and communication engineering)
[size=14px]I am a candidate from Liaoning, my home is in Dashiqiao. There is only one day left before the application deadline. I am undecided about two schools. One is Hubei University of Science and...
S66D Talking
How to disable/enable the automatic line wrapping function of Edit in WinCE
As the title says, I want to implement the automatic line wrap function of Notepad on PC....
YANGYIHU Embedded System
CPLD program help: Cannot compile past the fit step
I am a beginner in CPLD and I am writing a small program to receive 1553B data. The previous synthesis and translation have passed, but the mapping is not working. The compilation result always report...
yulanxin FPGA/CPLD
Development of a Current-Source DC/DC Converter
Source: Communication Power TechnologyAuthor: Ju Zhizhong, Ren Jilin, etc. 1 IntroductionSwitching converters usually use two control modes: voltage-type and current-type [1]. Voltage-type controllers...
fighting Analog electronics
A pit of STM32 standard USB library (V2.2.1)
Recently, I debugged the STM32F205USB communication and used two USBs of F205 , one HS and one FS. However, both used HS, and both acted as USB hosts to connect other USB peripherals. After debugging ...
29447945 stm32/stm8

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2281  895  1649  780  313  46  19  34  16  7 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号