EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

74F544DC

Description
IC F/FAST SERIES, 8-BIT REGISTERED TRANSCEIVER, INVERTED OUTPUT, CDIP24, CERAMIC, DIP-24, Bus Driver/Transceiver
Categorylogic    logic   
File Size267KB,5 Pages
ManufacturerNational Semiconductor(TI )
Websitehttp://www.ti.com
Stay tuned Parametric Compare

74F544DC Overview

IC F/FAST SERIES, 8-BIT REGISTERED TRANSCEIVER, INVERTED OUTPUT, CDIP24, CERAMIC, DIP-24, Bus Driver/Transceiver

74F544DC Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerNational Semiconductor(TI )
package instructionDIP, DIP24,.6
Reach Compliance Codeunknown
Other featuresWITH INDEPENDENT OUTPUT ENABLE FOR EACH DIRECTION
Control typeINDEPENDENT CONTROL
Counting directionBIDIRECTIONAL
seriesF/FAST
JESD-30 codeR-GDIP-T24
JESD-609 codee0
Logic integrated circuit typeREGISTERED BUS TRANSCEIVER
MaximumI(ol)0.064 A
Number of digits8
Number of functions1
Number of ports2
Number of terminals24
Maximum operating temperature70 °C
Minimum operating temperature
Output characteristics3-STATE
Output polarityINVERTED
Package body materialCERAMIC, GLASS-SEALED
encapsulated codeDIP
Encapsulate equivalent codeDIP24,.6
Package shapeRECTANGULAR
Package formIN-LINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply5 V
Maximum supply current (ICC)130 mA
Prop。Delay @ Nom-Sup14.5 ns
propagation delay (tpd)10.5 ns
Certification statusNot Qualified
Maximum seat height4.572 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyTTL
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
translateN/A
width15.24 mm
Base Number Matches1

74F544DC Related Products

74F544DC 74F544PC 74F544PCQR 74F544SPCQR 74F544QC
Description IC F/FAST SERIES, 8-BIT REGISTERED TRANSCEIVER, INVERTED OUTPUT, CDIP24, CERAMIC, DIP-24, Bus Driver/Transceiver IC F/FAST SERIES, 8-BIT REGISTERED TRANSCEIVER, INVERTED OUTPUT, PDIP24, PLASTIC, DIP-24, Bus Driver/Transceiver IC F/FAST SERIES, 8-BIT REGISTERED TRANSCEIVER, INVERTED OUTPUT, PDIP24, PLASTIC, DIP-24, Bus Driver/Transceiver IC,BUS TRANSCEIVER,SINGLE,8-BIT,F-TTL,DIP,24PIN,PLASTIC IC F/FAST SERIES, 8-BIT REGISTERED TRANSCEIVER, INVERTED OUTPUT, PQCC28, PLASTIC, CC-28, Bus Driver/Transceiver
Is it Rohs certified? incompatible incompatible incompatible incompatible incompatible
Maker National Semiconductor(TI ) National Semiconductor(TI ) National Semiconductor(TI ) National Semiconductor(TI ) National Semiconductor(TI )
package instruction DIP, DIP24,.6 DIP, DIP24,.6 DIP, DIP24,.6 DIP, DIP24,.3 QCCJ, LDCC28,.5SQ
Reach Compliance Code unknown unknown unknown unknown unknown
Control type INDEPENDENT CONTROL INDEPENDENT CONTROL INDEPENDENT CONTROL INDEPENDENT CONTROL INDEPENDENT CONTROL
Counting direction BIDIRECTIONAL BIDIRECTIONAL BIDIRECTIONAL BIDIRECTIONAL BIDIRECTIONAL
JESD-30 code R-GDIP-T24 R-PDIP-T24 R-PDIP-T24 R-PDIP-T24 S-PQCC-J28
JESD-609 code e0 e0 e0 e0 e0
Logic integrated circuit type REGISTERED BUS TRANSCEIVER REGISTERED BUS TRANSCEIVER REGISTERED BUS TRANSCEIVER REGISTERED BUS TRANSCEIVER REGISTERED BUS TRANSCEIVER
MaximumI(ol) 0.064 A 0.064 A 0.064 A 0.064 A 0.064 A
Number of digits 8 8 8 8 8
Number of functions 1 1 1 1 1
Number of terminals 24 24 24 24 28
Maximum operating temperature 70 °C 70 °C 70 °C 70 °C 70 °C
Output characteristics 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE
Output polarity INVERTED INVERTED INVERTED INVERTED INVERTED
Package body material CERAMIC, GLASS-SEALED PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code DIP DIP DIP DIP QCCJ
Encapsulate equivalent code DIP24,.6 DIP24,.6 DIP24,.6 DIP24,.3 LDCC28,.5SQ
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR SQUARE
Package form IN-LINE IN-LINE IN-LINE IN-LINE CHIP CARRIER
power supply 5 V 5 V 5 V 5 V 5 V
Maximum supply current (ICC) 130 mA 130 mA 130 mA 130 mA 130 mA
Prop。Delay @ Nom-Sup 14.5 ns 14.5 ns 14.5 ns 14.5 ns 14.5 ns
Nominal supply voltage (Vsup) 5 V 5 V 5 V 5 V 5 V
surface mount NO NO NO NO YES
technology TTL TTL TTL TTL TTL
Temperature level COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL
Terminal surface Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb)
Terminal form THROUGH-HOLE THROUGH-HOLE THROUGH-HOLE THROUGH-HOLE J BEND
Terminal pitch 2.54 mm 2.54 mm 2.54 mm 2.54 mm 1.27 mm
Terminal location DUAL DUAL DUAL DUAL QUAD
Other features WITH INDEPENDENT OUTPUT ENABLE FOR EACH DIRECTION IOL = 24MA @ VOL = 0.5V FOR PORT A; IOH = 3MA @ VOH = 2.4V FOR PORT A WITH INDEPENDENT OUTPUT ENABLE FOR EACH DIRECTION - WITH INDEPENDENT OUTPUT ENABLE FOR EACH DIRECTION
series F/FAST F/FAST F/FAST - F/FAST
Number of ports 2 2 2 - 2
Peak Reflow Temperature (Celsius) NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED - NOT SPECIFIED
propagation delay (tpd) 10.5 ns 10.5 ns 10.5 ns - 10.5 ns
Certification status Not Qualified Not Qualified Not Qualified - Not Qualified
Maximum seat height 4.572 mm 5.334 mm 5.334 mm - 4.57 mm
Maximum supply voltage (Vsup) 5.5 V 5.5 V 5.5 V - 5.5 V
Minimum supply voltage (Vsup) 4.5 V 4.5 V 4.5 V - 4.5 V
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED - NOT SPECIFIED
translate N/A N/A N/A - N/A
width 15.24 mm 15.24 mm 15.24 mm - 11.43 mm
Base Number Matches 1 1 1 1 -
length - 31.915 mm 31.915 mm - 11.43 mm
Does STC's film have machine cycles and clock cycles?
I looked at the DIY oscilloscope and it said that some AVR chips have machine cycles and clock cycles equal. I remember STC also has it? ? ? Please help me, experts...
tiger_板砖 51mcu
Help, convert brd file to ad pcb file
I have installed cadence, but it always gives an error when analyzing files in the import wizard in ad. Is there anyone who can help me? Please help!!!...
sqlchan PCB Design
A novice asks for advice on cpld related issues
I have just started learning CPLD and using EPM240. I have two questions for help: 1. I read online that EPM240 has 240 logic units and only 240 registers, but when I set reg[7:0] mem[0:1023] in the p...
jklas FPGA/CPLD
C6678 multi-core application cache test
The data coherence problem of L1D cache used by default when C6678 multi-cores exchange data in MSMCis very troublesome.A small test verifies that the linesize of L1D cache isinitialized to 64Byte:if(...
Jacktang DSP and ARM Processors
Grounding Technology
[i=s] This post was last edited by qwqwqw2088 on 2016-12-24 21:22 [/i] 1. Types and purposes of grounding One type of grounding is safety protection grounding. It mainly includes: protective grounding...
qwqwqw2088 Analogue and Mixed Signal
Download the application article and get a gift! New solutions and new standards: Help you overcome receiver test challenges in fourth-generation I/O applications!
[size=3][b][color=Red]Event Overview[/color][/b] Download the application note: Overcoming Receiver Test Challenges in 4th Generation I/O Applications to help you meet receiver test challenges! Get im...
EEWORLD社区 Test/Measurement

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2038  1556  1842  1982  1860  42  32  38  40  59 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号