EEWORLDEEWORLDEEWORLD

Part Number

Search

530DC260M000DGR

Description
CMOS/TTL Output Clock Oscillator, 260MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

530DC260M000DGR Overview

CMOS/TTL Output Clock Oscillator, 260MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530DC260M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency260 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
About the programming times limit of DSP280x series
Can I set the number of times to burn the .out file generated by the CCS compiler? How to set it? If you know, please let me know. Thank you very much!...
wodangbabala DSP and ARM Processors
"New Concept Analog Circuit" - Signal Processing Circuit, Yang Jianguo's new book
[i=s]This post was last edited by qwqwqw2088 on 2019-3-12 14:27[/i] [align=left][color=rgb(51, 51, 51)][font="][size=4][b]New Concept Analog Circuits - "Signal Processing Circuits"[/b][/size][/font][/...
qwqwqw2088 Analogue and Mixed Signal
A functional flaw in the forum
I just posted a message and there was a wording that needed to be changed, so I edited the message and found that the formatting of the reply message was lost when editing. The original paragraph form...
柳叶舟 Suggestions & Announcements
How to use the IP of Video On-Screen Display in zynq
Has anyone used the IP of Video On-Screen Display v6.0? I checked the Xilinx official website and it seems to have been discontinued. I can't find the routine for dynamically configuring the OSD param...
六安飞雨 FPGA/CPLD
Energy-saving, long-lasting, adjustable lighting brightness More and more families in Europe and the United States are using LEDs to illuminate ordinary people's homes
或许是巧合,人类的照明技术发展史,总和世博会密切相关。1889年法国巴黎世博会上,爱迪生的白炽灯装点了埃菲尔铁塔;1939年美国世博会,展示了第一个实用荧光灯;2010年的上海世博会,从开幕式上近9000平方米的江边显示屏,到每个晚上灯火璀璨的园区夜景,大放异彩的LED半导体照明将开启照明时代新纪元。  LED带来的全新照明时代,可不仅仅体现于锦上添花的霓虹灯。在业内人士看来,半导体照明的远大前程...
探路者 LED Zone
How to download the operating system customized by Platform Builder to the Huaheng ARM experimental board
How to download the operating system customized by Platform Builder and the application developed by .net2003 to the Huaheng ARM experimental board and run them....
jhqianyuping ARM Technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1657  286  1708  590  2265  34  6  35  12  46 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号