531AA982M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531AA982M000DGR

531AA982M000DGR: DescriptionLVPECL Output Clock Oscillator, 982MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531AA982M000DGR Overview

LVPECL Output Clock Oscillator, 982MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531AA982M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	982 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Taifu DK2-25 rice cooker temperature detection control circuit

Competition digital display device circuit

High precision and high stability 10V regulated power supply

Transformerless regulated power supply circuit

875p computer motherboard circuit diagram_007

Telephone schematic diagram 04

USB HID device failed to get string descriptor, anxious!: Precondition: The device handle hid_dev_ok is good when it is created with CreateFile(). I also confirmed that the firmware written on the hardware is good. There is no problem using bushound to read ...; kxywnljz Embedded System

When a USB device is plugged into a computer, it shows that the device cannot be recognized. After adding pull-up function, the problem is solved. Why?: Dear experts, I recently found that when I was upgrading the software, some devices could be connected to the computer through the USB port for upgrading, but some lacked the port, or the upgrade was ...; zhenxining Embedded System

Application development of contactless IC card reader/writer module: This paper introduces the internal structure and working principle of PHILIPS's MF1ICS50 contactless IC card and the software and hardware design of the embedded reader/writer module based on the base...; JasonYoo Embedded System

Prawn, save me!: 指教啊 Error: Top-level design entity "lianxi" is undefined Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 0 warningsError: Peak virtual memory: 179 megabytesError: Processing ended: S...; eeleader FPGA/CPLD

Explanation of Common Electronic Technology Terms: 1. Resistivity --- also called resistivity or specific resistance. It is a physical quantity that measures the conductivity of a material. It is represented by the letter ρ and its unit is ohm*mm2/m. ...; fighting Energy Infrastructure?

Embedded MCU Programming Learning: Understanding State Machines from the Basics: Use the switch/case structure with a state variable and change the state by modifying the value of the state variable.The code is as follows1//Code reference network 2 3//! Define the relationship bet...; Jacktang Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components