531SB14M0000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531SB14M0000DG

531SB14M0000DG: DescriptionLVDS Output Clock Oscillator, 14MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531SB14M0000DG Overview

LVDS Output Clock Oscillator, 14MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531SB14M0000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	14 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Circuit a controlled by JJR1000XS soft starter

Receiver lighting circuit

Insulated gate field effect transistor long delay circuit

Color recognition circuit

Programmable switched capacitor low pass filter circuit

Two-input resistor-transistor NOR gate

EETALK: Opportunities and challenges of RF devices in the 5G era!: RF devices include a lot of content, such as connectors, amplifiers, switches, transceivers, antennas, filters, etc. Under the background of the 5G technology wave, more and higher technical requireme...; EEWORLD社区 RF/Wirelessly

Undergraduate course Digital Signal Processing final exam paper answer: The final exam is coming soon. I have been delayed in my studies due to some things. I am at a loss. I have a test paper. If anyone can help me and give me the answer, I will reward you handsomely. Th...; raulzzz DSP and ARM Processors

[RVB2601 Creative Application Development] Environmental Monitoring Terminal 04- Sound Collection and Dynamic Light Bar Display: This article introduces how to use the microphone on the RVB2601 development board to collect surrounding sounds and record the maximum value per unit time to indicate the ambient noise level. For a m...; sipower XuanTie RISC-V Activity Zone

Please tell me, how many output channels does the transformer in the linear adjustable power supply have and how many V does each have?: For example, how should a linear adjustable power transformer with a maximum output voltage of 30V distribute the output voltage, such as 6V, 8V, 12V, 24V, 36V or more outputs? What should be based on...; littleshrimp Power technology

Time Delay Problem of Programmable Gain Amplifier: I would like to ask you to help me with two questions: 1. Does the programmable gain amplifier have time delay? 2. Does the time delay change linearly under different gains? I have searched a lot of i...; wrx_vigos Analog electronics

ARM/Linux/WinCE Lecture: On July 21, the event was held at Shanghai Urban Management Institute, with 200 participants. Three topics: The latest ARM technology and embedded technology development trends (lectured by ARM China ...; szxgl Linux and Android

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components