FPGA, 144 CLBS, 4200 GATES, 70MHz, CPGA84, CERAMIC, PGA-84
| Parameter Name | Attribute value |
| Objectid | 1816292922 |
| Parts packaging code | PGA |
| package instruction | CERAMIC, PGA-84 |
| Contacts | 84 |
| Reach Compliance Code | unknown |
| maximum clock frequency | 70 MHz |
| Combined latency of CLB-Max | 9 ns |
| JESD-30 code | S-CPGA-P84 |
| JESD-609 code | e4 |
| length | 27.94 mm |
| Configurable number of logic blocks | 144 |
| Equivalent number of gates | 4200 |
| Number of terminals | 84 |
| Maximum operating temperature | 125 °C |
| Minimum operating temperature | -55 °C |
| organize | 144 CLBS, 4200 GATES |
| Package body material | CERAMIC, METAL-SEALED COFIRED |
| encapsulated code | PGA |
| Package shape | SQUARE |
| Package form | GRID ARRAY |
| Programmable logic type | FIELD PROGRAMMABLE GATE ARRAY |
| Certification status | Not Qualified |
| Filter level | MIL-STD-883 |
| Maximum seat height | 5.207 mm |
| Nominal supply voltage | 5 V |
| surface mount | NO |
| technology | CMOS |
| Temperature level | MILITARY |
| Terminal surface | GOLD |
| Terminal form | PIN/PEG |
| Terminal pitch | 2.54 mm |
| Terminal location | PERPENDICULAR |
| width | 27.94 mm |
京公网安备 11010802033920号
EEWORLD
