EEWORLDEEWORLDEEWORLD

Part Number

Search

530WA342M000DGR

Description
CMOS/TTL Output Clock Oscillator, 342MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

530WA342M000DGR Overview

CMOS/TTL Output Clock Oscillator, 342MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530WA342M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency342 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage1.89 V
Minimum supply voltage1.71 V
Nominal supply voltage1.8 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Can the pmic button on the MYD-AM335X_J development board be changed to a restart function?
[b]Can the pmic button on the MYD-AM335X_J development board be changed to a reboot function?[/b]...
susu DSP and ARM Processors
I used an SDK to create a dialog project in evc. After uninstalling this SDK and installing another SDK, can this program be compiled directly?
I created a dialog project with one SDK under evc. After uninstalling the SDK and installing another SDK, can the program be compiled directly? How should I deal with it? Should I create a new project...
johnners Embedded System
ESP32S3 ubuntu+vscode environment construction and use internal USB-JTAG (builtin) debugging program
1. Environment Construction The difficulty of deploying the ESP32 series development environment has always been criticized. The first thing to be criticized is the various deceptive tutorials on the ...
tinnu DigiKey Technology Zone
TFT can be produced by liquid silicon spin coating process
Seiko Epson and JSR have jointly developed a silicon film using liquid coating and inkjet forming processes. The silicon film is a low-temperature polycrystalline silicon TFT (thin film transistor) wi...
leslie PCB Design
SD, TF, MS, M2 card reader chip GL823K-SOP16 datasheet
In many products, we can see products that support SD card, TF card, MS card, M2 card functions. To achieve this function, your main chip must have at least two sets of USB data to provide to the card...
丘工 Download Centre
About the selection parameters of transformers for powering op amps after rectification, filtering and voltage stabilization
[i=s] This post was last edited by Yinghuo on 2017-6-14 11:20 [/i] The following figure is a rough diagram I drew using multisim (not necessarily correct, just to express what I don't understand). The...
萤火 Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2286  1941  2221  1339  794  47  40  45  27  16 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号