EEWORLDEEWORLDEEWORLD

Part Number

Search

531HB383M000DGR

Description
CMOS/TTL Output Clock Oscillator, 383MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

531HB383M000DGR Overview

CMOS/TTL Output Clock Oscillator, 383MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531HB383M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency383 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
LPC2114 I/O configuration issue
I am working on something now. The general framework is as follows: first, the analog signal is converted through two AD channels and then output through a certain algorithm. Since LPC2114 does not ha...
534117403 Embedded System
[X-Nucleo in-depth review]——First, some conceptual understanding
[color=#000][size=10pt]X-NUCLEO-IDB04A1 is a Bluetooth low energy development board that can be directly plugged into the STM32 Nucleo development board, as shown in the figure: [/size][/color] [color...
770781327 stm32/stm8
DSP EMIF interface
EMIF, the full name is External Memory Interface, is a parallel data transmission on-chip peripheral used for off-chip memory expansion and external data interface. It can seamlessly connect to three ...
灞波儿奔 DSP and ARM Processors
Domain name resolution for CDMA 1X connections
The GSM module (Huawei's 900c) has an AT command, AT%DNSR, which can resolve a domain name into an IP address. However, there is no similar command on the CDMA (EM200) module. Does CDMA have a command...
011fmh Embedded System
STM8 timer time can not grasp
#includeiostm8s105c6.h unsigned int t=0,tm=0; void main() {PC_DDR_DDR3=1; PC_CR1_C13=1; PC_CR2_C23=0; PC_ODR_ODR3=1;//Connect motor relay, startTIM2_IER=0X00;//Disable interrupt TIM2_EGR=0X01;//Enable...
lckj686 stm32/stm8
LoRa Hardware Communication
Has anyone designed SX1278? The current power is 19dBm under AC....
from1to5 RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2856  2509  2430  1787  1344  58  51  49  36  28 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号