530BC1070M00DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530BC1070M00DGR

530BC1070M00DGR: DescriptionLVDS Output Clock Oscillator, 1070MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530BC1070M00DGR Overview

LVDS Output Clock Oscillator, 1070MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530BC1070M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1070 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

ring amplitude modulation circuit

Basic application circuit of thermistorb

MICERF007 wireless receiving circuit diagram

Automatic ten-speed wind speed controller circuit

Toshiba 2104 color TV power supply circuit

Transistor ionization alarm circuit

The c51 receiving part seems to freeze as soon as it receives!: The receiving part of c51 seems to freeze when receiving! The data I sent in the serial assistant is: ０２０００１０２ The node number is 2. When sending, the interface originally displayed is: １. Input start...; chunlv Embedded System

nRF24L01 MSP430 Transmit Receive Driver: nrf24l01.c [cpp] view plain copy #include "nrf24l01.h" unsigned char flag=0;//Status register (STATUS) flag unsigned char success=0;//Send and receive success flag, 0 for failure, 1 for successful sen...; fish001 Microcontroller MCU

Sub-1GHz CC1310 Wireless MCU LaunchPad: Start developing with this LaunchPad:Step 1: Purchase a cc1310 LaunchPadStep2: Download the cc13x0 SDKStep3: Get CC13x0 SimpleLink Academy training The SimpleLink Sub-1 GHz CC1310 wireless microcontro...; Jacktang Wireless Connectivity

FPGA initialization and system tasks: I wrote a program in Verilog, but when I initialized the initial and display, it gave a warning saying it was ignored. I don't know why. Can any expert help me solve this problem? I've just started to...; luying2778 FPGA/CPLD

Help: I spent thousands of dollars to take the SMT engineer certification course and exam, but I don’t know if it’s worth it?: I just joined the SMT industry not long ago, and my friend has been asking me to sign up for the SMT engineer certification course at the Shenzhen NEPCON exhibition with him. It costs several thousand...; 对不对 Integrated technical exchanges

Component Replacement Website: Does anyone know if there is a website that contains component substitution relationships and electronic component phase out information? Thank you!...; qhdzl111 PCB Design

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components