EEWORLDEEWORLDEEWORLD

Part Number

Search

531HB1273M00DG

Description
CMOS/TTL Output Clock Oscillator, 1273MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

531HB1273M00DG Overview

CMOS/TTL Output Clock Oscillator, 1273MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531HB1273M00DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency1273 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Overvoltage, overcurrent and overtemperature detection circuit
The input voltage of a power module is 24VDC (ranging from 20 to 26V), and the rated output voltage and current is 12VDC/50A. Now we design an output overvoltage, overcurrent and overtemperature alarm...
洗洗睡 Analog electronics
DM642 video acquisition and playback program basic framework
[p=26, null, left][color=rgb(51, 51, 51)][font=Arial][size=3]void tskVideoLoopback()[/size][/font][/color][/p ][p=26, null, left][color=rgb(51, 51, 51)][font=Arial][size=3]{[/size][/font][/color][/p][...
Aguilera DSP and ARM Processors
Who has used 2D and JPEG acceleration in Samsung 6410?
I'm using AU1250 now, but it's slow to read and display large images. For example, it takes about 150 milliseconds to read a 800*480 jpeg image, and about 130-240 milliseconds to display it. I checked...
ldmark Embedded System
Please advise: Where is the code for dial-up connection and disconnection?
I have a USB 3G network card connected to my platform, and I want to achieve the following effect: 1. When I click "My Connection", the USB power supply is turned on; wait a while and click "Connect" ...
allanfy Embedded System
Recruitment: Assistant Optical Engineer, Assistant Electronic Engineer, Assistant CAE Engineer, Assistant Structural Engineer
Recruitment: Assistant Optical Engineer (3) people, bachelor's degree, more than 1 year of work experience 1. Understand the standards of the automotive industry, familiar with the standards of electr...
解优人才网 Talking about work
Strange problem with jffs2 file system
I use arm+linux. The file system is created by busybox, and then the jffs file system is created by mkfs.jffs2. But now there is a strange problem: the total flash is only 16M, 3M is allocated to boot...
Jamie Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2654  371  761  1305  278  54  8  16  27  6 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号