EEWORLDEEWORLDEEWORLD

Part Number

Search

MPC9653AFAR2

Description
IC pll clk generator 1:8 32-lqfp
Categorysemiconductor    Analog mixed-signal IC   
File Size331KB,12 Pages
ManufacturerFREESCALE (NXP)
Download Datasheet Compare View All

MPC9653AFAR2 Overview

IC pll clk generator 1:8 32-lqfp

Freescale Semiconductor
Technical Data
MPC9653A
Rev 4, 10/2004
3.3 V 1:8 LVCMOS PLL Clock
Generator
The MPC9653A is a 3.3 V compatible, 1:8 PLL based clock generator and
zero-delay buffer targeted for high performance low-skew clock distribution in
mid-range to high-performance telecom, networking and computing applications.
With output frequencies up to 125 MHz and output skews less than 150 ps the
device meets the needs of the most demanding clock applications.
Features
1:8 PLL based low-voltage clock generator
Supports zero-delay operation
3.3 V power supply
Generates clock signals up to 125 MHz
PLL guaranteed to lock down to 145 MHz, output frequency = 36.25 MHz
Maximum output skew of 150 ps
Differential LVPECL reference clock input
External PLL feedback
Drives up to 16 clock lines
32-lead LQFP packaging
32-lead Pb-free Package Available
Ambient temperature range 0°C to +70°C
Pin and function compatible to the MPC953 and MPC9653
MPC9653A
LOW VOLTAGE
3.3 V LVCMOS 1:8
PLL CLOCK GENERATOR
FA SUFFIX
32-LEAD LQFP PACKAGE
CASE 873A-03
Functional Description
AC SUFFIX
32-LEAD LQFP PACKAGE
Pb-FREE PACKAGE
CASE 873A-03
The MPC9653A utilizes PLL technology to frequency lock its outputs onto an
input reference clock. Normal operation of the MPC9653A requires the connec-
tion of the QFB output to the feedback input to close the PLL feedback path (external feedback). With the PLL locked, the output
frequency is equal to the reference frequency of the device and VCO_SEL selects the operating frequency range of 25 to
62.5 MHz or 50 to 125 MHz. The two available post-PLL dividers selected by VCO_SEL (divide-by-4 or divide-by-8) and the ref-
erence clock frequency determine the VCO frequency. Both must be selected to match the VCO frequency range. The internal
VCO of the MPC9653A is running at either 4x or 8x of the reference clock frequency. The MPC9653A is guaranteed to lock in a
low power PLL mode in the high frequency range (VCO_SEL = 0) down to PLL = 145 MHz or F
ref
= 36.25 MHz.
The MPC9653A has a differential LVPECL reference input along with an external feedback input. The device is ideal for use
as a zero delay, low skew fanout buffer. The device performance has been tuned and optimized for zero delay performance.
The PLL_EN and BYPASS controls select the PLL bypass configuration for test and diagnosis. In this configuration, the se-
lected input reference clock is bypassing the PLL and routed either to the output dividers or directly to the outputs. The PLL by-
pass configurations are fully static and the minimum clock frequency specification and all other PLL characteristics do not apply.
The outputs can be disabled (high-impedance) and the device reset by asserting the MR/OE pin. Asserting MR/OE also causes
the PLL to loose lock due to missing feedback signal presence at FB_IN. Deasserting MR/OE will enable the outputs and close
the phase locked loop, enabling the PLL to recover to normal operation.
The MPC9653A is fully 3.3 V compatible and requires no external loop filter components. The inputs (except PCLK) accept
LVCMOS signals while the outputs provide LVCMOS compatible levels with the capability to drive terminated 50
transmission
lines. For series terminated transmission lines, each of the MPC9653A outputs can drive one or two traces giving the devices an
effective fanout of 1:16. The device is packaged in a 7x7 mm
2
32-lead LQFP package.
© Freescale Semiconductor, Inc., 2004. All rights reserved.

MPC9653AFAR2 Related Products

MPC9653AFAR2 MPC9653AAC MPC9653AFA
Description IC pll clk generator 1:8 32-lqfp IC pll clk generator 1:8 32-lqfp IC pll clk generator 1:8 32-lqfp
Please tell me if you know what this thing is called
It is a very thin piece, and its function is similar to that of a solar panel, but it receives infrared light and outputs voltage. Once the infrared light is blocked, the output voltage will become lo...
悠游自如 Energy Infrastructure?
VHDL source code for three-wire SPI interface
Description: This code is the source code of the three-wire SPI interface (CS, SDA, SCK). General AD or DA devices or clock chips such as DS1302 use this interface. This code is an interface part of a...
eeleader FPGA/CPLD
Identification of long and short keys of MSP430G2553 external interrupt
Use the interrupt function of the GPIO port to identify the short and long keys in the LaunchPad. The short key will light up the red LED, and the long key will light up another LED for about 10ms. #i...
电子虐我 Microcontroller MCU
JTAG anti-lock program
A few days ago, I locked the JTAG of an 811. Now I have replaced it with a new one. Then I referred to the information on the Internet and made a JTAG anti-lock program, but I don’t know if it is corr...
xufeng_0218 Microcontroller MCU
Buying fingerprint acquisition module
Due to customer development needs, we need to find an optical fingerprint acquisition module with a data format that complies with ISO19794-2 FMR-20. However, after searching the market, we found that...
lmtang Embedded System
A love program written by a girl
#define and &&result love(boy, girl) { if( boy.有房() and boy.有车() ) { boy.set(nothing); return girl.marry(boy); } if( girl.willing to wait() ) { while(!(boy.earns> 100,000 and girl.feelings> 8 ) ) { fo...
lk972105 Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2869  1799  1701  2411  2537  58  37  35  49  52 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号