EEWORLDEEWORLDEEWORLD

Part Number

Search

5962-9669102HYC

Description
Standard SRAM, 128KX8, 100ns, CMOS, DIP-32
Categorystorage    storage   
File Size3MB,939 Pages
ManufacturerWhite Electronic Designs Corporation
Websitehttp://www.wedc.com/
Download Datasheet Parametric View All

5962-9669102HYC Overview

Standard SRAM, 128KX8, 100ns, CMOS, DIP-32

5962-9669102HYC Parametric

Parameter NameAttribute value
MakerWhite Electronic Designs Corporation
package instructionDIP-32
Reach Compliance Codeunknown
Maximum access time100 ns
I/O typeCOMMON
JESD-30 codeR-XDIP-T32
JESD-609 codee4
length41.91 mm
memory density1048576 bit
Memory IC TypeSTANDARD SRAM
memory width8
Number of functions1
Number of terminals32
word count131072 words
character code128000
Operating modeASYNCHRONOUS
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
organize128KX8
Output characteristics3-STATE
Package body materialUNSPECIFIED
encapsulated codeDIP
Encapsulate equivalent codeDIP32,.6
Package shapeRECTANGULAR
Package formIN-LINE
Parallel/SerialPARALLEL
power supply5 V
Certification statusNot Qualified
Filter levelMIL-STD-883
Maximum seat height5.1 mm
Maximum standby current0.0004 A
Minimum standby current2 V
Maximum slew rate0.03 mA
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelMILITARY
Terminal surfaceGOLD
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
width15.24 mm
Base Number Matches1
NOT MEASUREMENT
SENSITIVE
MIL-HDBK-103AP
6 MARCH 2014
SUPERSEDING
MIL-HDBK-103AN
12 SEPTEMBER 2013
DEPARTMENT OF DEFENSE
HANDBOOK
LIST OF STANDARD MICROCIRCUIT DRAWINGS
This handbook is for guidance only. Do not cite this document
as a requirement.
AMSC N/A
FSC 5962
Are the Verilog files edited in Quartus and Xilinx ISE environments compatible with each other?
Today, I copied the Verilog file that successfully checked the syntax in Quartus to the Xilinx ISE environment, but it reported a syntax error. I don't know why. I want to ask if the Verilog syntax st...
zw357234798 FPGA/CPLD
Design of Ethernet Controller Based on FPGA
I'm working on this graduation project recently, but it always fails when I simulate it, and there are also problems when I synthesize it. I wonder if any experts have relevant information, and some p...
楚楚动人 FPGA/CPLD
What are the characteristics of voice data?
RT, what are the characteristics of voice data packaging? Is there any special mark?...
ljm930103 DSP and ARM Processors
CCS4 28335 Flash Fill
[align=left][color=#000] CKFA burning program, Appcoed.bin requires the entire Flash space to be filled, the space of 28335 is 256k * 16, so the size of the generated appcode.bin should be 512k * 8. A...
applejuice102 Microcontroller MCU
EE Times China Blog
Hi everyone,I'm a researcher for EE Times (Electronic Engineering Times U.S. edition.) EE Times recently opened "the EE Times China Blog"http://www.eetimes.com/blog/news/archives/china/index.html;jses...
EETimes PCB Design
Ask for advice on 2812 power supply and power-on sequence
What is the best power supply for 2812? When using TPS73HD318, does the TPS73HD318 power chip itself consider the power-on sequence of 3.3V and 1.8V? If yes, is it 3.3V first or 1.8V first?If using 3....
pka1987 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 220  1850  1754  1643  1192  5  38  36  34  24 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号