552AC000268BGR datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 552AC000268BGR

552AC000268BGR: DescriptionLVPECL Output Clock Oscillator, 318.75MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size4MB，80 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

552AC000268BGR Overview

LVPECL Output Clock Oscillator, 318.75MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

552AC000268BGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	IT CAN ALSO OPERATE AT 312.50000 MHZ
Maximum control voltage	3.3 V
Minimum control voltage
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
Frequency offset/pull rate	150 ppm
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	552
Installation features	SURFACE MOUNT
Nominal operating frequency	318.75 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	177.8mm x 127.0mm x 41.91mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

Si552

U A L

R E Q U E N C Y

VCXO (10 M H

Z T O

1.4 GH

)

Features

Available with any-rate output

frequencies from 10–945 MHz and

select frequencies to 1.4 GHz

Two selectable output frequencies

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL, LVDS

& CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Applications

SONET/SDH

xDSL

10 GbE LAN / WAN

Low-jitter clock generation

Optical Modules

Clock and data recovery

Ordering Information:

See page 7.

Description

The Si552 dual frequency VCXO utilizes Silicon Laboratories advanced

DSPLL

circuitry to provide a very low jitter clock for all output frequencies.

The Si552 is available with any-rate output frequency from 10 to 945 MHz

and select frequencies to 1400 MHz. Unlike traditional VCXO’s where a

different crystal is required for each output frequency, the Si552 uses one

fixed crystal frequency to provide a wide range of output frequencies. This

IC based approach allows the crystal resonator to provide exceptional

frequency stability and reliability. In addition, DSPLL clock synthesis

provides superior supply noise rejection, simplifying the task of generating

low jitter clocks in noisy environments typically found in communication

systems. The Si552 IC based VCXO is factory configurable for a wide

variety of user specifications including frequency, supply voltage, output

format, tuning slope, and temperature stability. Specific configurations are

factory programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

Pin Assignments:

See page 6.

(Top View)

GND

CLK–

CLK+

Functional Block Diagram

CLK- CLK+

Fixed

Frequency XO

Any-rate

10–1400 MHz

DSPLL

Clock Synthesis

ADC

GND

Rev. 0.5 7/06

Si552

Recommended Resources

Connection between PLC and frequency converterb

NTC three-phase asynchronous motor protection circuit c

Low-cost DC and DC converter circuit diagram composed of LT1307

SST89C58 electronic disk circuit and code

1850Hz digital integrated circuit oscillator

Push the high current NOT gate connected to the power load

A complete guide to visiting exhibitions | 11.6-8 Shenzhen Annual Chip×Packaging and Testing×Embedded Exhibition is finally here!: ELEXCON 2022Shenzhen International Electronics Fair and Embedded Systems Exhibition The 6th China System-Level Packaging Conference and Exhibition On the basis of doing our utmost to prevent and contr...; eric_wang Integrated technical exchanges

Wireless communication information: Does anyone have any GPRS and EDGE learning materials? Can you tell me where to download them?...; tyle RF/Wirelessly

2440+WINCE5.0 camera photo taking problem: I have a question for you all. I am using 2440+WINCE5.0. The camera is OV9650 and the driver is from Liyutai. Now the LCD screen can display images and take pictures. However, when I open the applicat...; kgood Embedded System

AD9 Shortcut Keys: AD9 Shortcut Keys1. Set the parameters first and turn on the highlight display, as shown in the red circle in the figure below:(1) Select Enable to highlight: CTRL+left click on the corresponding PCB ...; regove Analogue and Mixed Signal

Post a question: I want to insert a picture after the corresponding text description to describe or supplement the problem. How can I set it up so that the picture does not appear after posting?...; dj狂人 Talking

Request DSPC2000 F28027eCAP complete project file: I found an eCAP program in the forum and modified it, but I couldn't enter the interrupt and the GPIO19 pin was still at a high level. I want to know the solution. The code is as follows: void InitECa...; shiliu Microcontroller MCU

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components