550AC000108BGR datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 550AC000108BGR

550AC000108BGR: DescriptionLVPECL Output Clock Oscillator, 161.132MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size556KB，44 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

550AC000108BGR Overview

LVPECL Output Clock Oscillator, 161.132MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

550AC000108BGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Maximum control voltage	3.63 V
Minimum control voltage
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
Frequency offset/pull rate	150 ppm
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	550
Installation features	SURFACE MOUNT
Nominal operating frequency	161.132 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	177.8mm x 127.0mm x 41.91mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

Si550

O L TA G E

- C

O N T R O L L E D

R Y S TA L

S C I L L A T O R

(V CX O)

10 MH

Z T O

1.4 G H

Features

Available with any-rate output

frequencies from 10 MHz to

945 MHz and selected frequencies

to 1.4 GHz

3rd generation DSPLL

with

superior jitter performance

3x better frequency stability than

SAW based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, & CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Lead-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET / SDH

xDSL

10 GbE LAN / WAN

Low-jitter clock generation

Optical modules

Clock and data recovery

Pin Assignments:

See page 6.

(Top View)

Description

The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL

circuitry to

provide a low-jitter clock at high frequencies. The Si550 is available with

any-rate output frequency from 10 to 945 MHz and selected frequencies to

1400 MHz. Unlike traditional VCXO’s where a different crystal is required for

each output frequency, the Si550 uses one fixed crystal to provide a wide

range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In

addition, DSPLL clock synthesis provides superior supply noise rejection,

simplifying the task of generating low-jitter clocks in noisy environments

typically found in communication systems. The Si550 IC-based VCXO is

factory configurable for a wide variety of user specifications, including

frequency, supply voltage, output format, tuning slope, and temperature

stability. Specific configurations are factory programmed at time of shipment,

thereby eliminating long lead times associated with custom oscillators.

GND

CLK–

CLK+

Functional Block Diagram

CLK–

CLK+

Fixed

Frequency

Any-rate

10-1400 MHz

DSPLL

Clock Synthesis

ADC

GND

Rev. 0.5 7/06

Si550

Recommended Resources

Zero trigger integrated circuit temperature control circuit 2

Using ER1211 ASIC as automatic exposure controller circuit diagram

STK082-105 audio IC circuit diagram

Interface circuit between CMOS and PMOS

SNS9201 (household appliances, machinery, medical equipment or alarm devices) infrared sensing signal processing circuit

Photoelectric automatic acid seasoning device circuit

【Book Collection】Electronic Technology Digital Logic Fundamentals 5th Edition: Contents: 1 Introduction to Digital Logic 1.1 Digital Circuits and Digital Signals 1.2 Number Systems 1.3 Arithmetic Operations on Binary Numbers 1.4 Binary Codes 1.5 Binary Logic Variables and Basic ...; wzt Analog electronics

How to determine the start bit of com port communication?: For example, the instrument manual says the start bit is (02), so how do you determine that 2 is the start bit? ? What if there is also data 2 in the middle, for example, the data sent is: 222222222...; ewrrwe Embedded System

C2000 DSP LaunchPad expansion board (uploaded): [i=s] This post was last edited by Pinghu Qiuyue on 2014-5-27 09:50 [/i] I asked someone to make an expansion board for C2000 LaunchPad. I will show it to you in a few days. You can do general experim...; 平湖秋月 Microcontroller MCU

Why can't the kernel be started if there are bad blocks in the kernel burning area?: [table=98%,rgb(239, 245, 249)] [tr][td]Hi everyone, the address I burned the kernel to is 0x200000, but there is a bad block at 0x280000. When I boot, it prompts bad CRC and cannot find the kernel. I ...; yanghelovehuang Microchip MCU

Help: What does Address in the above picture refer to? How to view the contents of ADC12memory0?...; zzbaizhi Microcontroller MCU

FPGA output square wave help: I am working on a project that requires the output of 512 square waves, where the frequency of the square wave is adjustable in 10 levels between 1Mhz and 1Hz. The frequency of every two channels is t...; encrinite307 FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components