EEWORLDEEWORLDEEWORLD

Part Number

Search

550CE128M500DGR

Description
CMOS Output Clock Oscillator, 128.5MHz Nom, ROHS COMPLIANT PACKAGE-6
CategoryPassive components    oscillator   
File Size231KB,14 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

550CE128M500DGR Overview

CMOS Output Clock Oscillator, 128.5MHz Nom, ROHS COMPLIANT PACKAGE-6

550CE128M500DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresCOMPLEMENTARY OUTPUT; TRI-STATE; ENABLE/DISABLE FUNCTION; TAPE AND REEL
Maximum control voltage3.3 V
Minimum control voltage
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate25 ppm
frequency stability20%
JESD-609 codee4
linearity10%
Manufacturer's serial numberSI550
Installation featuresSURFACE MOUNT
Nominal operating frequency128.5 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS
Output load15 pF
physical size7.0mm x 5.0mm x 1.85mm
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
Si550
R
EVISION
D
V
O L TA G E
- C
O N T R O L L E D
C
R Y S TA L
O
S C I L L A T O R
(VCXO)
10 MH
Z T O
1.4 G H
Z
Features
Available with any-rate output
frequencies from 10 to 945 MHz
and selected frequencies to
1.4 GHz
3rd generation DSPLL
®
with
superior jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Lead-free/RoHS-compliant
Si5602
Ordering Information:
See page 8.
Applications
SONET/SDH
xDSL
10 GbE LAN/WAN
Low-jitter clock generation
Optical modules
Clock and data recovery
Pin Assignments:
See page 7.
(Top View)
V
C
1
2
3
6
5
4
V
DD
Description
The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry to
provide a low-jitter clock at high frequencies. The Si550 is available with
any-rate output frequency from 10 to 945 MHz and selected frequencies to
1400 MHz. Unlike traditional VCXOs, where a different crystal is required for
each output frequency, the Si550 uses one fixed crystal to provide a wide
range of output frequencies. This IC-based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In
addition, DSPLL clock synthesis provides superior supply noise rejection,
simplifying the task of generating low-jitter clocks in noisy environments
typically found in communication systems. The Si550 IC-based VCXO is
factory-configurable for a wide variety of user specifications, including
frequency, supply voltage, output format, tuning slope, and temperature
stability. Specific configurations are factory programmed at time of shipment,
thereby eliminating the long lead times associated with custom oscillators.
OE
GND
CLK–
CLK+
Functional Block Diagram
V
DD
CLK–
CLK+
Fixed
Frequency
XO
Any-rate
10-1400 MHz
DSPLL
®
Clock Synthesis
ADC
Vc
OE
GND
Rev. 0.6 6/07
Copyright © 2007 by Silicon Laboratories
Si550
Does power electronics technology fall under the category of power supply?
Power electronics should be the basis of power supply. Similarly, should power grid, high voltage electricity, substation be considered industrial control or power supply? The power supply we often ta...
高进 Power technology
Tips and tricks for circuitpython programming
Some tips and tricks for CircuitPython programming:Read an digital input as a Button import board from digitalio import DigitalInOut, Pull button = DigitalInOut(board.D3) # defaults to input button.pu...
dcexpert MicroPython Open Source section
Question about wince keyboard driver, after scanning code to key value, it changes after entering the system
wince 6.0 + pxa270 A simple matrix keyboard, a total of 6 keys are mapped to VK_F1, VK_F2, VK_F3, VK_F4, VK_F5 in the keyboard driver's KeyButton_GetEventEx2(UINT rguiScanCode[16], BOOL rgfKeyUp[16]) ...
Cathy Embedded System
Help, keil 5 cannot add stm32f4XX library? ?
I just bought a STM32F407 board. When I burned it, there was no stm32f4XX in keil 5. I downloaded it from the keil official website, but it can't be installed. Can someone please tell me what's going ...
1303234257 stm32/stm8
Verilog ISE simulation problem
[align=left][backcolor=rgb(252,254,252)]module test([/backcolor][/align][align=left][backcolor=rgb(252,254,252)]input clk,[/backcolor][/align][align=left][backcolor=rgb(252,254,252)]input [7:0] din,[/...
gzydulala FPGA/CPLD
What to do if the STM32 Flash is write-protected?
If you still don’t know what STM32’s Flash protection is, then let Xiaocheng explain to you what STM32’s Flash protection is! What is Flash? The FLASH organization structure of STM32 may vary slightly...
嵌入式enjoy stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1454  1935  1192  629  1540  30  39  24  13  31 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号