EEWORLDEEWORLDEEWORLD

Part Number

Search

530KB1007M00DGR

Description
CMOS/TTL Output Clock Oscillator, 1007MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

530KB1007M00DGR Overview

CMOS/TTL Output Clock Oscillator, 1007MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530KB1007M00DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency1007 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage1.89 V
Minimum supply voltage1.71 V
Nominal supply voltage1.8 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Electronic Connector Contact Resistance Test Procedure
前言﹕本通讯第23期曾介绍EIA规范有关低阶接触阻抗测试(TP-23A)﹐主要适用于传输讯号用的連接器。本期所介绍接触[url=http://article.ednchina.com/word/162364.aspx]电阻[/url]测试则适用于传输电力之連接器﹐所  通之电流高出甚多﹐为主要相異之处。  1.0TP-06A接触电阻  2.0目的  本[url=http://article.edn...
clj2004000 Test/Measurement
I have done something wrong, what should I do?
The following is not a story: I married my wife (let me call her that, I still love her in my heart) after an online romance. I am a feudal man, and because my son took my wife's surname (when my son ...
houcs01 Embedded System
Freescale S08 MCU Low Power Mode Tutorial
We wrote a tutorial for AC16, but it should also be applicable to other s08 microcontrollersPlease indicate the source when reprinting...
bluehacker NXP MCU
Warnings that appear when QII is fully compiled
After writing the code, synthesis and analysis passed with 0 errors and 0 warnings. Then, in full compilation, two critical warnings appeared: 1) Cannot find .sdc file. How to create this file? Is the...
wonderglass FPGA/CPLD
【Help】149 AD
I need help with a program that measures (××cc-××ss)/2 of 149.When the program is 12 bits, does FFF correspond to the reference voltage value?The value I measured with mem0 is relatively accurate.Ther...
badapple628 Microcontroller MCU
Noise Figure Measurement Handbook
...
btty038 RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 601  2851  2431  988  1133  13  58  49  20  23 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号