552GE000131BGR datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 552GE000131BGR

552GE000131BGR: DescriptionCMOS Output Clock Oscillator, 74.25MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size4MB，80 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

552GE000131BGR Overview

CMOS Output Clock Oscillator, 74.25MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

552GE000131BGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	IT CAN ALSO OPERATE AT 27.00000 MHZ
Maximum control voltage	2.5 V
Minimum control voltage
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	552
Installation features	SURFACE MOUNT
Nominal operating frequency	74.25 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	177.8mm x 127.0mm x 41.91mm
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

Si552

U A L

R E Q U E N C Y

VCXO (10 M H

Z T O

1.4 GH

)

Features

Available with any-rate output

frequencies from 10–945 MHz and

select frequencies to 1.4 GHz

Two selectable output frequencies

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL, LVDS

& CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Applications

SONET/SDH

xDSL

10 GbE LAN / WAN

Low-jitter clock generation

Optical Modules

Clock and data recovery

Ordering Information:

See page 7.

Description

The Si552 dual frequency VCXO utilizes Silicon Laboratories advanced

DSPLL

circuitry to provide a very low jitter clock for all output frequencies.

The Si552 is available with any-rate output frequency from 10 to 945 MHz

and select frequencies to 1400 MHz. Unlike traditional VCXO’s where a

different crystal is required for each output frequency, the Si552 uses one

fixed crystal frequency to provide a wide range of output frequencies. This

IC based approach allows the crystal resonator to provide exceptional

frequency stability and reliability. In addition, DSPLL clock synthesis

provides superior supply noise rejection, simplifying the task of generating

low jitter clocks in noisy environments typically found in communication

systems. The Si552 IC based VCXO is factory configurable for a wide

variety of user specifications including frequency, supply voltage, output

format, tuning slope, and temperature stability. Specific configurations are

factory programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

Pin Assignments:

See page 6.

(Top View)

GND

CLK–

CLK+

Functional Block Diagram

CLK- CLK+

Fixed

Frequency XO

Any-rate

10–1400 MHz

DSPLL

Clock Synthesis

ADC

GND

Rev. 0.5 7/06

Si552

Recommended Resources

Liquid level relay drain wiring diagram

Fast charging IC (bq2002) circuit

Thyristor overvoltage protection circuit with fast blowing fuse

TDA2009 single power amplifier circuit diagram

Three-phase motor phase failure operation protection circuit

Oscillator for emitter coupling alarm.gif

[TI's First Low Power Design Competition] Wireless Energy Harvesting (Part 2) FR Development Library Function Version: Yesterday morning, my first post for this low-power design competition came out. Here, I would like to thank all my comrades for their encouragement: sacq[/url][/size][/backcolor][/color], lonerzf[/ur...; shannon2014 Energy Infrastructure?

Texas Instruments (TI) Multi-String High-Power LED Reference Design: [flash]http://player.youku.com/player.php/sid/XMjY1NzQ4NDE2/v.swf[/flash]This design uses a three stage approach with a universal input boost PFC stage and a low side buck stage, providing a controlle...; 德州仪器 LED Zone

DIY mobile phone + Blue Rain Night PCB is completed!: Finally finished drawing the board! Let's calm down and spend some time reviewing it! Although the activity will end in early July, I still hope I can do my best to finish it! On the left: the main co...; 蓝雨夜 DIY/Open Source Hardware

How to convert an adjustable DC-DC into a digitally controllable switching power supply: DC-DC switching voltage regulator circuits are widely used due to their high efficiency and high current advantages. Adjustable DC-DC can adjust the output voltage by adjusting the feedback voltage di...; Jacktang Analogue and Mixed Signal

The difference between P regulation, I regulation, and D regulation in parallel and series in PID circuit: [i=s] This post was last edited by dontium on 2015-1-23 12:49 [/i] It means the difference between using three op amps and using one op amp....; PCB板 Analogue and Mixed Signal

u-boot information: :victory:...; jxb01033016 Embedded System

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components