530NC1251M00DGR datasheet, PDF

Datasheet> All Categories > oscillator> 530NC1251M00DGR

530NC1251M00DGR: DescriptionLVDS Output Clock Oscillator, 1251MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530NC1251M00DGR Overview

LVDS Output Clock Oscillator, 1251MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530NC1251M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1251 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Development system using ASCII code keyboard

Micro powerful remote control circuit b

Dry battery charger circuit

Triac drive temperature control circuit

Typical application circuit of concentric ring photodiode

Luminous electric flute circuit

Online help on how to initialize TI's ads1252! ????: I have been working on this for a long time, but I still can't get it right. I hope someone who has done this before can give me some suggestions and advice. There is too little information about ADS1...; 海盗郭兆广 TI Technology Forum

How do I flash the firmware on my JLink?: [i=s]This post was last edited by Bingqi23 on 2016-7-26 15:01[/i] I was going to try to connect the UFUN learning board with JLink today, but I found that my JLink was identified as a pirated version....; Bingqi23 stm32/stm8

Live broadcast at 10 am today [How to choose a suitable automotive MOSFET]: Live broadcast time: September 22 (today) 10:00-11:30 am Live Topic: How to Choose a Suitable AutomotiveMOSFET Live Broadcast Introduction MOFSET may seem simple, but there are actually many mysteries...; EEWORLD社区 Automotive Electronics

EEWORLD University ---- JESD204B series training: JESD204B series training : https://training.eeworld.com.cn/course/3878...; hi5 Talking

FPGA Graduate: What should I do? I can't finish my graduate project. I have studied FPGA for so long, but I still don't understand it. My teacher wants me to do a project in this area. I will graduate next year. I d...; yuechenping FPGA/CPLD

How to download the program to R7F0C001G using ez-cube?: I have a Renesas MCU R7F0C001G and cube, and I use CACX software to write a program. But after building without errors, I cannot download when I select DOWNLOAD of DEBUG? The program is very simple, s...; 求求求12315 Renesas Electronics MCUs

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components