EEWORLDEEWORLDEEWORLD

Part Number

Search

8-163269-0

Description
CONNECTOR, 45 CONTACT(S), FEMALE, STRAIGHT SINGLE PART CARD EDGE CONN, STD TERMI POINT
CategoryThe connector    The connector   
File Size113KB,1 Pages
ManufacturerTE Connectivity
Websitehttp://www.te.com
Download Datasheet Parametric View All

8-163269-0 Overview

CONNECTOR, 45 CONTACT(S), FEMALE, STRAIGHT SINGLE PART CARD EDGE CONN, STD TERMI POINT

8-163269-0 Parametric

Parameter NameAttribute value
Objectid1425471802
Reach Compliance Codeunknown
Other featuresWRAP TYPE TECHNIQUE IS ALSO AVAILABLE
Connector typeCARD EDGE CONNECTOR
Contact point genderFEMALE
DIN complianceNO
Filter functionNO
IEC complianceNO
MIL complianceNO
Manufacturer's serial number163269
Mixed contactsNO
Installation methodSTRAIGHT
Installation typeBOARD
Number of rows loaded2
OptionsGENERAL PURPOSE
Terminal pitch3.96 mm
Termination typeSTD TERMI POINT
Total number of contacts45
Regular post No. 5 Integrated post No. 2: Frequency measurement is very erratic
I took a three-day holiday in the middle, and this week just passed. The progress of this week is embarrassing. I tried to integrate the LM311 and 51 frequency counters together. The expected effect i...
辛昕 51mcu
100 points What are the key technologies and steps required to develop a GPS navigator under arm9?
The task is to develop a ship GPS navigator under ARM9. You can choose between WINCE and Linux operating systems (preferably Linux). Please tell me the specific development process and key technologie...
464429412 ARM Technology
【Design Tools】Xilinx Virtex6 ML605 Development Board Schematic PCB
Xilinx Virtex6 ML605 development board schematic PCB recommendation!! Schematic: ml605_schematics.pdf 48 pages PCB (Allegro format): ML605_brd_091909.brd 16 layers...
GONGHCU FPGA/CPLD
DSP Watchdog
Question from a friend in the group: Has anyone used max706 to make a DSP watchdog reset circuit? I encountered a very strange problem. The board works without max706, but it doesn't work after adding...
安_然 DSP and ARM Processors
Basic question: Comprehensive question about for in Verilog
reg [7:0] row1 [33:0]; // 34 byte RAM reg [5:0] index; // used as variable in shifting operation for(index=0;index<34;index=index+1) row1[index] <= 8'b0; Question: ①Can this statement be synthesized? ...
eeleader FPGA/CPLD
Look at this simple boost circuit
[color=#000000]This circuit can use an AA or AAA battery to drive a low-power white LED. The frequency is tested to be 300K. Let's analyze its principle. [/color] [color=#000000] [/color] [color=#0000...
xinli Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2761  1511  2417  2372  2498  56  31  49  48  51 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号