531KC182M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > oscillator> 531KC182M000DG

531KC182M000DG: DescriptionCMOS/TTL Output Clock Oscillator, 182MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531KC182M000DG Overview

CMOS/TTL Output Clock Oscillator, 182MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531KC182M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	182 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

CMOS touch circuit

Current negative feedback amplifier

Motor drive circuit

Switching integrated regulated power supply with output current of 3A

DC pulse current drive for infrared light-emitting diodes

845ddr computer motherboard circuit diagram_20

EETALK——Talk about the interesting things behind the electronic products you know: [size=3][color=#000000][font=微软雅黑]I read some interesting stories about products: [/font][font=微软雅黑]Since the release of Android system, Google’s naming has been closely related to food. Every version...; eric_wang Talking

I would like to ask why LwIP's TCP connection cannot send and receive at the same time.: Structure: The LMS8962 board is connected to the PC, TCP protocol, no operating system. The PC program is written in VC, and all tests are normal. Function: The board sends 3 unsigned ints to the PC, ...; warcraftiii Microcontroller MCU

Serial port debugging problem: int user_start() {int nBytes=0;int num=0;char buffer[20];int nByte=0;int fd=0;char buf[200];time_t seconds=0;time_t tim;if((fd=open("/tyCo/2",O_RDWR,0))==ERROR){printf("Error to OPEN the serial!");exi...; fangfang Embedded System

Help! LPC2103 UART port operation problem!: I am programming on LPC2103, but I don't have a deep understanding of the UART port of this chip. Now I want to write a program that simply uses interrupts to receive information sent by the computer....; Qinhua ARM Technology

How to solve the problem of chip enable program error? Thank you: I used a 52 experimental board, the software is progisp, which was borrowed by a classmate for half a year. I found a HEX file, clicked to load FLASH, turned on the power, and then clicked automatic. ...; zxpla MCU

DSP2407A has AD conversion and serial port sending and receiving functions program and schematic diagram: I contribute a DSP2407A with AD conversion and serial port sending and receiving functions program and schematic diagram. DSP2407A with AD conversion and serial port sending and receiving functions pr...; 呱呱 MCU

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components