530FB640M000DGR datasheet, PDF

Datasheet> All Categories > oscillator> 530FB640M000DGR

530FB640M000DGR: DescriptionLVDS Output Clock Oscillator, 640MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530FB640M000DGR Overview

LVDS Output Clock Oscillator, 640MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530FB640M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	640 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Multivibrator infrared transmitter circuit

The armature series resistor starts a circuit that changes the excitation current speed regulation.

HT-6026 circuit

Steering control of single-phase motor converted from three-phase motor

Circuit example circuit diagram (10A, 15V)

Tracking integrated regulated power supply (positive voltage tracks negative voltage)

Look at this program: P0 8 bits are ABCDEFG DP P3 is digital tube P1 is 4*4 keyboard P1.0 P1.1 P1.2 P1.3 P1.4 P1.5 P1.6 P1.7 P1.0~P1.3 are connected to the rows of the keyboard P1.4~P1.7 are connected to the columns of the...; emile1732 Embedded System

Connection problem between CCS4.1.2 and XDS510 emulator: When I installed CCS4.1.2 (the emulator I had supported up to 4.1.2, and I used ccs6.0 at first, as I was not used to 3.3), I followed Yanxu's development manual to install and crack it, and configure...; 11233 DSP and ARM Processors

Ask a question about extracting IImage (IBitmapImage) data: I want to extract the data of an IImage or IBitmapImage object into an IStream or pbuf, but I don't know how to do it. If anyone has done this before, please give me some advice. Thanks in advance!...; ruoruo1997 Embedded System

Digital control and drive technology of synchronous rectifier in isolated switching power supply: Digital control and drive technology of synchronous rectifier in isolated switching power supply Abstract: This paper describes a method for digitally controlling, and especially properly shutting dow...; zbz0529 Power technology

【R7F0C809】LED display + button: [size=4] I finished the display two days ago, and today I will continue to work on the key functions on the board. Due to limited resources, I only use KEY7 and KEY8. Pressing KEY7 once will display p...; 29447945 Renesas Electronics MCUs

TIM_SetCompare() function in STM32: void TIM2_IRQHandler(void){if(TIM_GetITStatus(TIM2,TIM_IT_CC1) != RESET){TIM_ClearITPendingBit(TIM2,TIM_IT_CC1);capture1 = TIM_GetCapture1(TIM2);TIM_SetCompare1(TIM2,capture1 + CCR1_Val);}} Who can he...; 紫电 stm32/stm8

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components