EEWORLDEEWORLDEEWORLD

Part Number

Search

530EC1262M00DGR

Description
LVPECL Output Clock Oscillator, 1262MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
Categoryoscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530EC1262M00DGR Overview

LVPECL Output Clock Oscillator, 1262MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530EC1262M00DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency1262 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
[Nucleo-L432 Review] + Experience ARM-mbed
[i=s]This post was last edited by dianhang on 2016-8-9 22:04[/i] [size=3]I. What is mbed? [/size] mbed is a prototype development platform for ARM processors. It specifically includes three parts: fre...
dianhang stm32/stm8
Request information about stm32107vct6a
The information mainly includes the introduction of the internal structure of the chip and the functions of each pin. Thank you...[email]742941600@qq.com[/email]...
chenyifei1023 stm32/stm8
Fujitsu UCOS Migration Experience
[align=center][b]Fujitsu[/b][b][font=Times New Roman]9B506[/font][/b][b]Porting Experience[/b][/align][align=left][b]First, we need to port [font=Times New Roman]UCOS[/font], so we need to know its ha...
wateras1 DIY/Open Source Hardware
A 5G base station is worth this price. Do you think it is expensive?
According to the latest "China 5G Economic Report 2020", the total investment in 5G networks in China from 2020 to 2025 is 0.9 to 1.5 trillion yuan , a large part of which is invested in base stations...
dancerzj RF/Wirelessly
STM32 Open Development Environment
[color=black][font=宋体][size=18px] [/size][/font][/color] [align=left]More than 20 STM32 Nucleo expansion boards[/align][align=left]More than 10 STM32Cube and STM32Cube expansion software libraries[/al...
朵拉A萌 ST Sensors & Low Power Wireless Technology Forum
Supply CPLD, FPGA
Supply CPLD and FPGA from ALTERA and XILINX manufacturersZhao Weiwei 13621345708 Beijing Chengxu Zhenye Electronic Technology Co., Ltd. BD-120, Zhonghaiyuan Electronic Market, No. 28-1, Zhongguancun S...
成旭振业电子 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 471  2473  754  321  1164  10  50  16  7  24 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号