530NC697M000DGR datasheet, PDF

Datasheet> All Categories > oscillator> 530NC697M000DGR

530NC697M000DGR: DescriptionLVDS Output Clock Oscillator, 697MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530NC697M000DGR Overview

LVDS Output Clock Oscillator, 697MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530NC697M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	697 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Rongsheng brand BCD-103 refrigerator circuit

Adjustable width rectangular wave generator circuit

Constant current source drive circuit

TDA7240A power amplifier circuit

555 inductive switching power supply circuit

Separately excited switching integrated regulated power supply composed of BG602

A file reading problem?: I wrote char szDrive[256]={0}; char szDir[256]={0}; char szPath[256]={0}; _splitpath(szFileName,szDrive,szDir,NULL,NULL); GetPrivateProfileString("robot1", "a3", "1",str,256,filepath); in VC and it wo...; 我是特种兵 Embedded System

Altium Designer 6.0 Design Manager Learning: [font=SimSun][size=10.5pt][b]All circuit design work of Altium Designer 6.0 [/b][/size][/font][font=SimSun][size=10.5pt][b] must be carried out in Design Explorer, which is also the main working inter...; xiaoxin1 PCB Design

Analysis of common problems in TWS headset design: Some common problems that are easy to occur during the design process:The two CC1 and CC2 pins of the TYPE-C USB of the charging case cannot be short-circuited together, and each must be connected to ...; Fred_1977 Analog electronics

TFTP: Desktop losing ACK, block number =3 (unable to transfer nk): pb cannot transmit nk through Ethernet, serial port debugging information TFTP: Desktop losing ACK, block number = 3 TFTP: Desktop losing ACK, block number = 4 。。。。。。。。。。。。。。。。。 TFTP: ...; shanqiubin Embedded System

Help! Can someone help me figure out how to use the S3C2440 to communicate with the nRF24L01 wireless module via the SPI interface?: I used to be able to communicate normally by simulating SPI through GPIO, but now I always fail to use native SPI to realize communication. I have been adjusting it for several days but it still doesn...; ghoulich ARM Technology

Cost-effective processor selection guide: Freescale Microprocessor Series Selection Manual....; xclfang NXP MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components