EEWORLDEEWORLDEEWORLD

Part Number

Search

530PA96M0000BG

Description
CMOS Output Clock Oscillator, 96MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
Categoryoscillator   
File Size268KB,15 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530PA96M0000BG Overview

CMOS Output Clock Oscillator, 96MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530PA96M0000BG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTRAY
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency96 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS
physical size7.0mm x 5.0mm x 1.85mm
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.0 7/06
Copyright © 2006 by Silicon Laboratories
Si530/531
I soldered a fast board myself, how can I verify that the external high-speed crystal oscillator and low-speed crystal oscillator are working properly? There is a special function to return the clock frequency...
[color=#000][size=15px]The chip says that the two capacitors for the high-speed clock should be 30pf at best, and the two capacitors for the low-speed clock should not exceed 15pf, but I only have 22p...
赵怡彬 stm32/stm8
Thread access data mechanism in C
1. If both thread A and thread B can access a piece of data C, but other threads cannot access it, what mechanism should be adopted to protect data C? 2. If data C can only be accessed by thread A, wh...
sdg430 Embedded System
Use SensorTile and EXCEL to perform simple analysis on the data of dual-channel microphone
[i=s]This post was last edited by littleshrimp on 2017-10-17 10:23[/i] [align=left][color=#a0522d][/color][/align][align=left][color=#a0522d] [/color][/align][align=left][font=微软雅黑][size=5][color=#a05...
littleshrimp MEMS sensors
[Integrated subway security control system based on Raspberry Pi 400] Material unboxing - Raspberry Pi 400
[i=s]This post was last edited by donatello1996 on 2022-7-15 09:45[/i][2022 Digi-Key Innovation Design Competition] [Integrated subway security control system based on Raspberry Pi 400] Material unbox...
donatello1996 DigiKey Technology Zone
2013-FPGA Summer Scholarship Award Winners
[font=微软雅黑][size=3][b][color=black]Awarding method description: [/color][/b] Netizens participating in the event share their orders and experiences in the forum. Each post will be scored 1 point. Expe...
eric_wang FPGA/CPLD
WINCE6.0 NandFlash partition mounting problem
Environment: Uboot + Eboot + Wince 6.0, S3C6410 CPU, Samsung K9G8G08 1G Bytes NandFlash. Phenomenon: 1. After downloading the nk.bin file from EBoot, start wince for the first time. In the control pan...
zhangjingrui Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1454  126  2180  810  1789  30  3  44  17  37 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号