531JB117M000BGR datasheet, PDF

Datasheet> All Categories > oscillator> 531JB117M000BGR

531JB117M000BGR: DescriptionCMOS Output Clock Oscillator, 117MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531JB117M000BGR Overview

CMOS Output Clock Oscillator, 117MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531JB117M000BGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	117 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	7.0mm x 5.0mm x 1.85mm
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

OTL audio power amplifier

Field effect tube time relay circuit three

QX2010 application circuit

Feilu NSL-5 single-tube vertical electric heater circuit diagram

Convert +5V DC power supply to +8V and -4V power supply circuit

High voltage and high current operational amplifier circuit 3583

What if we use FPGA in conjunction with DSP to improve security capabilities?: Designs based on digital signal processors (DSPs) are particularly vulnerable to intrusion if the DSP does not have adequate security capabilities. In many applications, advanced security features can...; fish001 DSP and ARM Processors

Develop FPGA+SDRAM high-depth logic analyzer design ideas, original: For reference. [[i] This post was last edited by mr.king on 2012-3-25 22:31[/i]]...; mr.king FPGA/CPLD

Looking for the official SDK of HiSilicon's HI3518EV300: I couldn't find a download link for this chip's information on the official website. I found some second-hand SDKs online, but I'm not very reassured. Is there an official channel to obtain this infor...; littleshrimp Domestic Chip Exchange

Temperature Measurement Record--Comparative Measurement: Temperature measurement record -- comparative measurement:Figure 1: Comparison of two thermometers measuring the temperature of a heating plate in a factoryFigure 2. Comparison of two thermometers mea...; lanhua Making friends through disassembly

TMS570x/RM4x LaunchPad: Basic setup of MIBSPI loopback mode based on examples: Today I spent half a day on the loopback mode of MIBSPI. As a beginner, there are many things worth reflecting on. I usually read a lot of technical posts in the forum and benefited a lot. Therefore, ...; 自由的电子e Microcontroller MCU

[ATmega4809 Curiosity Nano Review] Serial port application preliminary: printing sine string through serial port: I have been busy with the CAN bus project recently, so I haven't updated the ATMEGA4809 related updates in time. Now I have updated some basic things in the forum, hoping that it will be of some help ...; desk1983 Microchip MCU

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components