531FA476M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > oscillator> 531FA476M000DG

531FA476M000DG: DescriptionLVDS Output Clock Oscillator, 476MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531FA476M000DG Overview

LVDS Output Clock Oscillator, 476MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531FA476M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	476 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Electronic soundproof mouse repeller circuit

Phototransistor Daylight Switch

High current output circuit diagram

Final amplifier circuit diagram using TDA1512

Micro heart rhythm tester circuit

Practical circuit of ringing switching power supply

After customizing the OS using platform builder, can I download it to my PDA?: Or is the PDA OS already burned in and cannot be modified? Then how can the so-called Windows CE OS development be added to the existing OS? For example, can it be added to my existing PDA OS (Windows...; 莽原 Embedded System

Who has the serial port receiving and sending program in lin-sci mode, interrupt mode: Who has the serial port receiving and sending program in lin-sci mode, interrupt mode...; 越狱兔哥哥 DSP and ARM Processors

NXP ARM Cortex M0/M3 IAP Application: Most of my recent projects have used the IAP function, and I encountered many problems in using it. I also posted different posts about the problems I encountered:1.LPC1100 processor implements IAP fu...; zhaojun_xf NXP MCU

Please recommend a microcontroller with USB interface and communication function.: Please recommend a microcontroller with USB interface and communication function....; dudu404 Embedded System

51 MCU interrupt, timer control register TCON: When the program turns to the interrupt service routine, the "external interrupt request flag IE0 (IE1), internal timer/counter overflow flag TF0 (TF1)" are automatically cleared by hardware. I would ...; helyboy_1999 Embedded System

[X-NUCLEO-IKS01A2 Review] Glider with Bluetooth connection: 1. The evaluation plan includes the design of Bluetooth connection and glider, but during the test, the parameters read by mbed are always the initial values, without any changes. It should be because...; 北方 MEMS sensors

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components