EEWORLDEEWORLDEEWORLD

Part Number

Search

530SA984M000DGR

Description
LVDS Output Clock Oscillator, 984MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
Categoryoscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530SA984M000DGR Overview

LVDS Output Clock Oscillator, 984MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530SA984M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency984 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Please advise on the application of wireless network card under WINCE4.2
I want to use a USB wireless network card on the 2440 development board. I have copied the .dll file of the device driver to the Windows directory of Wince. After booting the system and inserting the ...
joy.zhou Embedded System
EEWORLD University ---- Switching Power Supply Course
Switching Power Supply Course : https://training.eeworld.com.cn/course/4365This is the introduction video to my video tutorial series on the design of power converter circuits. Later episodes will be ...
老白菜 Power technology
Protecting Your IP Cores - Part 1 Soft IP Cores, Chapter 3: Obfuscation of Hardware Design
Protecting Your IP Cores - Part 1 Soft IP Cores, Chapter 3: Obfuscation of Hardware DesignHardware obfuscation is a technique that intentionally hides the functionality of electronic hardware by modif...
modemdesign Integrated technical exchanges
解决warning: environment variable 'STAGING_DIR' not defined
wateras@wateras-virtual-machine:~/curtest$ make mipsel-openwrt-linux-gcc -g -Wall -c main.c mipsel-openwrt-linux-uclibc-gcc.bin: warning: environment variable 'STAGING_DIR' not defined mipsel-openwrt-...
wateras1 RF/Wirelessly
What is the difference between a GPRS evaluation board and a GPRS modem?
What is the difference between a GPRS evaluation board (such as the MC39I evaluation board) and a GPRS modem (with a built-in MC39I module), or are they the same? Are there any differences in how they...
lcq_0016 Embedded System
ADS8332 question 1: How to calculate the correct polarity of SPI
In the ADS8332 manual, it says: The serial interface works with CPOL = '1', CPHA = '0'. However, when using C2000 to drive it, the SPI polarity and phase must be set to "0" to work properly....
dontium Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2193  2260  1917  820  790  45  46  39  17  16 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号