EEWORLDEEWORLDEEWORLD

Part Number

Search

530VA16M0000BGR

Description
CMOS Output Clock Oscillator, 16MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
Categoryoscillator   
File Size268KB,15 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530VA16M0000BGR Overview

CMOS Output Clock Oscillator, 16MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530VA16M0000BGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency16 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS
physical size7.0mm x 5.0mm x 1.85mm
Maximum supply voltage1.89 V
Minimum supply voltage1.71 V
Nominal supply voltage1.8 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.0 7/06
Copyright © 2006 by Silicon Laboratories
Si530/531
Can anyone recommend a classic book on VXWORKS? Thank you
As the title says, I am illiterate in this area. I am interested in this area and want to learn more. Thank you~~...
longyiquan Real-time operating system RTOS
CeRapiInitEx results in abnormal
RAPIINIT initMsg; initMsg.cbSize = sizeof(RAPIINIT); HRESULT hRs = CeRapiInitEx(&initMsg); DWORD dwWaitRs = WaitForSingleObject(initMsg.heRapiInit, 2000); if ((initMsg.hrRapiInit != S_OK) || (hRs != S...
vitashmily Embedded System
Programming of using two timer interrupts simultaneously
I need to use two timer interrupts, but I defined them in the program: void interrupt timer1(void) //Timer 1 interrupt function void interrupt timer2(void) //Timer 2 interrupt function But the program...
eeleader MCU
How to Design a Unity-Gain FIR IP Core
[size=4]I designed the unit-gain filter coefficients using MATLAB, and then imported them into the FIR IP core. The coefficients were converted into fixed-point numbers, but the filter amplitude-frequ...
xpfshawn FPGA/CPLD
Linker error L6218E: Undefined symbol main (referred from kernel.o), what to do?
In assembly: IMPORT Main ... b __main ------------------- In C file: int Main() { ... }...
t5yw224f Embedded System
S3C6410 naked running - reset output nRSTOUT is always low
The nRSTOUT signal of the newly-made core board is always low, so JTAG cannot be connected. The reset input should be fine. I used MAX811 and used an oscilloscope to check the low-level time after the...
xinhai Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2833  1883  2253  1419  753  58  38  46  29  16 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号