550CD32M7680BGR datasheet, PDF

Datasheet> All Categories > oscillator> 550CD32M7680BGR

550CD32M7680BGR: DescriptionCMOS Output Clock Oscillator, 32.768MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size556KB，44 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

550CD32M7680BGR Overview

CMOS Output Clock Oscillator, 32.768MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

550CD32M7680BGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Maximum control voltage	3.3 V
Minimum control voltage
Frequency Adjustment - Mechanical	NO
Frequency offset/pull rate	80 ppm
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	550
Installation features	SURFACE MOUNT
Nominal operating frequency	32.768 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	177.8mm x 127.0mm x 41.91mm
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

Si550

O L TA G E

- C

O N T R O L L E D

R Y S TA L

S C I L L A T O R

(V CX O)

10 MH

Z T O

1.4 G H

Features

Available with any-rate output

frequencies from 10 MHz to

945 MHz and selected frequencies

to 1.4 GHz

3rd generation DSPLL

with

superior jitter performance

3x better frequency stability than

SAW based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, & CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Lead-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET / SDH

xDSL

10 GbE LAN / WAN

Low-jitter clock generation

Optical modules

Clock and data recovery

Pin Assignments:

See page 6.

(Top View)

Description

The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL

circuitry to

provide a low-jitter clock at high frequencies. The Si550 is available with

any-rate output frequency from 10 to 945 MHz and selected frequencies to

1400 MHz. Unlike traditional VCXO’s where a different crystal is required for

each output frequency, the Si550 uses one fixed crystal to provide a wide

range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In

addition, DSPLL clock synthesis provides superior supply noise rejection,

simplifying the task of generating low-jitter clocks in noisy environments

typically found in communication systems. The Si550 IC-based VCXO is

factory configurable for a wide variety of user specifications, including

frequency, supply voltage, output format, tuning slope, and temperature

stability. Specific configurations are factory programmed at time of shipment,

thereby eliminating long lead times associated with custom oscillators.

GND

CLK–

CLK+

Functional Block Diagram

CLK–

CLK+

Fixed

Frequency

Any-rate

10-1400 MHz

DSPLL

Clock Synthesis

ADC

GND

Rev. 0.5 7/06

Si550

Recommended Resources

Hall element and motor starting principlea

DC power supply undervoltage and overvoltage alarm circuit

sequential timing circuit

4-digit incandescent lamp display circuit

Baiju SHJJ-1 multifunctional food processor circuit diagram

Two-phase 2kHz audio oscillator

LC Resonance Frequency Calculator: LC resonant frequency calculator, I don't know if you can use it, you can use it to design filters...; 237348637 Analog electronics

Understanding the Rail-to-Rail Characteristics of Op Amps: Follower circuit:The sampling voltage VI_AMP_IN on the front-stage sampling resistor is sent to the ADC for A/D conversion through the follower action VI_AMP_OUT of U6.The role of U6 here is to reduce...; 灞波儿奔 Analogue and Mixed Signal

Married electricians, do you give your salary to your wife or manage it yourself?: [font=微软雅黑][size=3] As the title says, I'll start with a survey. At this stage, we each take care of our own affairs. I pay for the household expenses, and I don't care about how much my wife earns an...; ylyfxzsx Talking

Ek314 How to upgrade Ubuntu 12.04 to 14.04?: , Helvetica, SimSun, sans-serif][size=14px][size=5][color=#ff0000]A friend asked: [/color][/size][/size][/font] [size=5][color=#ff0000][font=Tahoma, Helvetica, SimSun, sans-serif]After booting, a prom...; myzrcherry Industrial Control Electronics

Chip S3C2410, why does the address variable of the time have to be compared with a hexadecimal address first?: The S3C2410 chip assigns the address value in the chip before processing the date and time, and then operates a negated hexadecimal such as rBCDYEAR = rBCDYEAR &~ (0xff). g_nYear is a date entered by ...; 我是特种兵 Embedded System

WINCE driver loading time: Hello everyone; I have seen that the bootloader on some products will output the time required for a certain driver to load, such as: intilize uart1 driver time is 20ms. May I ask how this time is cal...; Leong Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components