531KB1052M00DGR datasheet, PDF

Datasheet> All Categories > oscillator> 531KB1052M00DGR

531KB1052M00DGR: DescriptionCMOS/TTL Output Clock Oscillator, 1052MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531KB1052M00DGR Overview

CMOS/TTL Output Clock Oscillator, 1052MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531KB1052M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1052 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Practical amplifier circuit f composed of operational amplifier LM386

Hemisphere brand BC-175 refrigerator circuit

1kV voltage generator composed of 555

Lebao CFXB100-6 to CFXB130-6 thermal insulation electronic multi-purpose rice cooker circuit diagram

T830D type 3 1/2 digital multimeter circuit

Use a portable light transformer to dry a damp voltage transformer circuit

【Low Power】SRAM, SDRAM Verilog Model: Verilog models of SRAM and SDRAM SRAM: IS61LV25616AL.exe SDRAM: mt48lc2m32b2.v [[i] This post was last edited by dream_byxiaoyu on 2011-11-21 10:44 [/i]]...; dream_byxiaoyu FPGA/CPLD

Part-time undertaking of MCU development tasks: I undertake the development of MCUs such as C51, PIC, Philips, Elan, Hetai, Songhan, etc. on a part-time basis, providing technical support and solution development and design. I have accumulated cert...; chongxinzhenzuo Embedded System

I would like to ask you: What are the requirements for grounding AD and DA?: I have read some information. Some say that the analog ground and digital ground should be laid together, while others say that they should be separated. I don't understand. Please give me some advice...; zjjone Embedded System

#DoubleFansGetPrizes# Follow TI’s official Weibo and WeChat, and you’ll get many great gifts!: [align=left][size=5][color=#000000]From now on, as long as you follow TI's official WeChat (tisemi) and Weibo ([/color][color=rgb(205, 23, 31)][color=#000][url=http://weibo.com/tisemi]http://weibo.com...; EEWORLD社区 TI Technology Forum

Why is the tech industry dominated by the strong?: [align=center][[b]Abstract[/b]]To attract young women to be interested in technology, setting an example is an important means. [/align] [align=center][img=600,360]http://img1.gtimg.com/tech/pics/hv1/...; Benjoy Robotics Development

UART1 pin is redefined, does the internal ROM still support upgrade?: Is there a clear statement? Thanks...; yanhaihaha stm32/stm8

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components