EEWORLDEEWORLDEEWORLD

Part Number

Search

531AC945M000DGR

Description
LVPECL Output Clock Oscillator, 10MHz Min, 945MHz Max, 945MHz Nom, ROHS COMPLIANT PACKAGE-6
CategoryPassive components    oscillator   
File Size2MB,26 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

531AC945M000DGR Overview

LVPECL Output Clock Oscillator, 10MHz Min, 945MHz Max, 945MHz Nom, ROHS COMPLIANT PACKAGE-6

531AC945M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT PACKAGE-6
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial numberSI531
Installation featuresSURFACE MOUNT
Number of terminals6
Maximum operating frequency945 MHz
Minimum operating frequency10 MHz
Nominal operating frequency945 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
Package body materialPLASTIC/EPOXY
Encapsulate equivalent codeDILCC6,.2
physical size7.0mm x 5.0mm x 1.85mm
power supply3.3 V
Certification statusNot Qualified
longest rise time0.35 ns
Maximum slew rate121 mA
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i531 6
P
RECISION
C
LOCK
J
ITTER
A
TTENUATOR
Features
Fixed frequency jitter attenuator
with selectable clock ranges at
19, 38, 77, 155, 311, and
622 MHz (710 MHz max)
Support for SONET, 10GbE,
10GFC, and corresponding FEC
rates
Ultra-low jitter clock output with
jitter generation as low as
0.3 ps
RMS
(50 kHz–80 MHz)
Integrated loop filter with
selectable loop bandwidth
(100 Hz–7.9 kHz)
Meets OC-192 GR-253-CORE
jitter specifications
Dual clock inputs with integrated
clock select mux
One clock input can be 1x, 4x, or
32x the frequency of the second
clock input
Single clock output with
selectable signal format:
LVPECL, LVDS, CML, CMOS
LOL, LOS alarm outputs
Pin programmable settings
On-chip voltage regulator for 1.8
±5%, 2.5 ±10%, or 3.3 V ±10%
operation
Small size (6 x 6 mm 36-lead
QFN)
Pb-free, RoHS compliant
Ordering Information:
See page 20.
Pin Assignments
Si5316
Applications
Optical modules
SONET/SDH OC-48/OC-192/
STM-16/STM-64 line cards
10GbE, 10GFC line cards
ITU G.709 line cards
Wireless basestations
Test and measurement
Synchronous Ethernet
Description
The Si5316 is a low jitter, precision jitter attenuator for high-speed
communication systems, including OC-48, OC-192, 10G Ethernet, and
10G Fibre Channel. The Si5316 accepts dual clock inputs in the 19, 38,
77, 155, 311, or 622 MHz frequency range and generates a jitter-
attenuated clock output at the same frequency. Within each of these clock
ranges, the device can be tuned approximately 15% higher than nominal
SONET/SDH frequencies, up to a maximum of 710 MHz in the 622 MHz
range. The Si5316 is based on Silicon Laboratories' 3rd-generation
DSPLL
®
technology, which provides any-frequency synthesis and jitter
attenuation in a highly integrated PLL solution that eliminates the need for
external VCXO and loop filter components. The DSPLL loop bandwidth is
digitally programmable, providing jitter performance optimization at the
application level. Operating from a single 1.8, 2.5, or 3.3 V supply, the
Si5316 is ideal for providing jitter attenuation in high performance timing
applications.
Patents pending
Rev. 1.0 7/12
Copyright © 2012 by Silicon Laboratories
Si5316
Use of hardware multiplier in MSP430 library
In the MSP430 series of microcontrollers, the hardware multiplier is a peripheral module, not part of the CPU core; so its activity has nothing to do with the activity of the CPU, and its registers ar...
灞波儿奔 Microcontroller MCU
(Non-technical post) Several metaphors related to single-chip microcomputers
I can access the Internet again in my rented house. I haven’t accessed the Internet on my laptop for a long time.Clean up the files on your desktop.Thinking back, I first wrote this in my phone's draf...
辛昕 51mcu
Where can I download the ise package?
As the title says! I can’t log out from the official website!!...
applelonger FPGA/CPLD
Short-signed, last time to occupy the No. 1 position
The sign is broken, and I will occupy the No. 1 position for the last time. Waiting for [color=#000][font=Helvetica, Arial, sans-serif][size=12px][url=https://home.eeworld.com.cn/my/space.php?uid=3635...
zca123 Talking
Make good use of ThinkPad power management software
ThinkPad notebooks have always been favored by enterprises and individual users. In addition to their good stability, durability and comfort, some personalized hardware design and matching software ar...
zbz0529 Power technology
Share the Black Gold ZYNQ7000 series video tutorial
The video is too large to upload, so I share it on Baidu Netdisk. Introduction [Original video tutorial of the Black Gold ZYNQ7000 series] 20. GPIO operation under Linux [Original video tutorial of th...
engelbert FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1252  1969  1951  961  1544  26  40  20  32  33 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号