ICS650R-01T datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Microcontrollers and processors> The clock generator> ICS650R-01T

ICS650R-01T: DescriptionProcessor Specific Clock Generator, 80MHz, CMOS, PDSO20, 0.150 INCH, SSOP-20; CategoryMicrocontrollers and processors The clock generator; File Size155KB，8 Pages; ManufacturerIDT (Integrated Device Technology)

Download Datasheet Parametric Compare View All

ICS650R-01T Overview

Processor Specific Clock Generator, 80MHz, CMOS, PDSO20, 0.150 INCH, SSOP-20

ICS650R-01T Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	IDT (Integrated Device Technology)
Parts packaging code	SSOP
package instruction	0.150 INCH, SSOP-20
Contacts	20
Reach Compliance Code	not_compliant
ECCN code	EAR99
JESD-30 code	R-PDSO-G20
JESD-609 code	e0
length	8.65 mm
Number of terminals	20
Maximum operating temperature	70 °C
Minimum operating temperature
Maximum output clock frequency	80 MHz
Package body material	PLASTIC/EPOXY
encapsulated code	SSOP
Encapsulate equivalent code	SSOP20,.25
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, SHRINK PITCH
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	3.3/5 V
Master clock/crystal nominal frequency	14.31818 MHz
Certification status	Not Qualified
Maximum seat height	1.75 mm
Maximum supply voltage	5.5 V
Minimum supply voltage	3 V
Nominal supply voltage	3.3 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	GULL WING
Terminal pitch	0.635 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	3.9 mm
uPs/uCs/peripheral integrated circuit type	CLOCK GENERATOR, PROCESSOR SPECIFIC
Base Number Matches	1

Preview

Download Datasheet

View All

DATASHEET

SYSTEM PERIPHERAL CLOCK SOURCE

Description

The ICS650-01 is a low-cost, low-jitter, high-performance

clock synthesizer for system peripheral applications. Using

analog/digital Phase-Locked Loop (PLL) techniques, the

device accepts a parallel resonant 14.31818 MHz crystal

input to produce up to eight output clocks. The device

provides clocks for PCI, SCSI, Fast Ethernet, Ethernet,

USB, and AC97. The user can select one of three USB

frequencies and also one of two AC97 audio frequencies.

The OE pin puts all outputs into a high impedance state for

board level testing. All frequencies are generated with less

than one ppm error, meeting the demands of SCSI and

Ethernet clocking.

ICS650-01

Features

•

Packaged in 20-pin SSOP (QSOP)

Available in Pb (lead) free package

Operating voltage of 3.3 V or 5 V

Less than one ppm synthesis error in all clocks

Inexpensive 14.31818 MHz crystal or clock input

Provides Ethernet and Fast Ethernet clocks

Provides SCSI clocks

Provides PCI clocks

Selectable AC97 audio clock

Selectable USB clock

OE pin tri-states the outputs for testing

Selectable frequencies on three clocks

Duty cycle of 40/60

Advanced, low-power CMOS process

Industrial temperature range available

NOTE: EOL for non-green parts to occur on 5/13/10

per PDN U-09-01

Block Diagram

VDD

PSEL1:0

ASEL

USEL

14.31818 MHz

Crystal or Clock

X1/ICLK

Processor

Clocks

Audio Clock

USB Clock

20 MHz

Clock

Synthesis

Circuitry

Crystal

Oscillator

GND

OE (all outputs)

14.31818 MHz

IDT™ / ICS™

SYSTEM PERIPHERAL CLOCK SOURCE

ICS650-01

REV G 102709

ICS650R-01T Related Products

	ICS650R-01T	ICS650R-01IT
Description	Processor Specific Clock Generator, 80MHz, CMOS, PDSO20, 0.150 INCH, SSOP-20	Processor Specific Clock Generator, 80MHz, CMOS, PDSO20, 0.150 INCH, SSOP-20
Is it lead-free?	Contains lead	Contains lead
Is it Rohs certified?	incompatible	incompatible
Maker	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)
Parts packaging code	SSOP	SSOP
package instruction	0.150 INCH, SSOP-20	0.150 INCH, SSOP-20
Contacts	20	20
Reach Compliance Code	not_compliant	not_compliant
ECCN code	EAR99	EAR99
JESD-30 code	R-PDSO-G20	R-PDSO-G20
JESD-609 code	e0	e0
length	8.65 mm	8.65 mm
Number of terminals	20	20
Maximum operating temperature	70 °C	85 °C
Maximum output clock frequency	80 MHz	80 MHz
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	SSOP	SSOP
Encapsulate equivalent code	SSOP20,.25	SSOP20,.25
Package shape	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE, SHRINK PITCH	SMALL OUTLINE, SHRINK PITCH
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	NOT SPECIFIED
power supply	3.3/5 V	3.3/5 V
Master clock/crystal nominal frequency	14.31818 MHz	14.31818 MHz
Certification status	Not Qualified	Not Qualified
Maximum seat height	1.75 mm	1.75 mm
Maximum supply voltage	5.5 V	5.5 V
Minimum supply voltage	3 V	3 V
Nominal supply voltage	3.3 V	3.3 V
surface mount	YES	YES
technology	CMOS	CMOS
Temperature level	COMMERCIAL	INDUSTRIAL
Terminal surface	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)
Terminal form	GULL WING	GULL WING
Terminal pitch	0.635 mm	0.635 mm
Terminal location	DUAL	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED
width	3.9 mm	3.9 mm
uPs/uCs/peripheral integrated circuit type	CLOCK GENERATOR, PROCESSOR SPECIFIC	CLOCK GENERATOR, PROCESSOR SPECIFIC
Base Number Matches	1	1

Recommended Resources

Fluorescent lamp electronic ballast circuit 9

Basic circuit of DC bridge

Phase sequence indication circuit

555 simple capacitance power meter circuit

Photoelectric coupling zero-crossing control socket circuit using TWH9205

845E computer motherboard circuit diagram_28

Does cfg_rxCnt refer to the number of data received by rxBuf[ ] or the number of bytes left in rxBuf[ ]?: Understanding of the statement if (cfg->rxCnt != cnt) {cfg->rxTick = HAL-UART_RX_IDLE; cfg->rxCnt = cnt;} in the pollISR() function in the serialApp of Zigbee Why is it necessary to judge whether ther...; tongxingma RF/Wirelessly

Which company's DSP chip do you like best?: Which company's DSP chip do you like best?...; 呱呱 DSP and ARM Processors

What is the status of GPIO (EPWM) after DSP is powered on?: After the DSP is powered on, what is the status of the GPIO (EPWM)? Is this port in a high level state?...; 安_然 DSP and ARM Processors

Will the CPU halt when writing to the internal EEPROM in the STM32L?: As the title says. Thank you....; yushulei stm32/stm8

[Atmel SAM R21 Creative Competition Weekly Plan] + Burning Target File: [Atmel SAM R21 Creative Competition Weekly Plan] + Burning target files When you have a target file: *.bin or *.hex, you can try different methods 1. Burn bin file Atmel Studio 6.2 Tool / Command Prom...; 蓝雨夜 Microchip MCU

J-link sw mode cannot download programs: Load "..\\ObjFlash\\FreezeThawMachine.axf" Set JLink Project File to "D:\3èúú\code\FreezeThawMachine20160103\APP\JLinkSettings.ini" * JLink Info: Device "STM32F103ZE" selected. JLink info: -----------...; sciencekn1 ARM Technology

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components