530NB985M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > oscillator> 530NB985M000DG

530NB985M000DG: DescriptionLVDS Output Clock Oscillator, 985MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530NB985M000DG Overview

LVDS Output Clock Oscillator, 985MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530NB985M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	985 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Power outage emergency lights (2)

LA6520 audio IC amplifier circuit diagram

Photodiode signal amplification circuit

Cordless telephone ring current detection circuit

Active current feedback digital amplifier principle circuit

Computer motherboard circuit diagram 810 3_18

The program compiles successfully under Platform Builder 4.2, but fails to run when run?: It was compiled successfully under Platform Builder 4.2, but it shows that it cannot run when it is run! After the compilation is successful, the executable file server.exe is generated. However, in t...; qiurisiyu270 Embedded System

Altera Cyclone V SoC FPGA Power Solutions: Seen from the Internet, for reference link: [url]http://www.ti.com.cn/tool/cn/pmp9353[/url] [color=rgb(85, 85, 85)][b]Description[/b] [align=left]The PMP9353 reference design is a complete power solut...; chenzhufly FPGA/CPLD

Circuit protection devices protect mobile devices from ESD: [i=s]This post was last edited by qwqwqw2088 on 2019-2-26 08:14[/i] [backcolor=white][size=4][color=#000000] The increasingly complex demands of mobile device users have led to the design of portable ...; qwqwqw2088 Analogue and Mixed Signal

Let's discuss some gadgets commonly used by RF engineers: Some excellent RF development tools will make RF engineers' research and development simpler and their work more convenient. Here are some excellent tools from Qorvo.Design Tools Maximum Power Reducti...; alan000345 RF/Wirelessly

Fujitsu Industrial Control Board DIY AD Edition: There is a program for measuring 1 AD channel in the Easy KIt board example program, so I will not introduce it here. Before using AD, we need to know the AD resources of MB9BF506. There are 16 AD cha...; ltbytyn DIY/Open Source Hardware

Is the cheapest microcontroller currently AT89C2051? How much does it cost?: Is the cheapest microcontroller currently AT89C2051? How much does it cost?...; 子乐 51mcu

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components