530NB560M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > oscillator> 530NB560M000DG

530NB560M000DG: DescriptionLVDS Output Clock Oscillator, 560MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530NB560M000DG Overview

LVDS Output Clock Oscillator, 560MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530NB560M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	560 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Self-contained bias common source amplifier circuit

Blinking spider circuit

Capacitive dew sensor application circuit

Thermocouple amplifier circuit with cold junction compensation power

DT810/CM2500/DT2500 type 3 1/2 digital multimeter circuit

Bridge tube high voltage rectifier circuit

The second work of the rookie, three-way PWM: --Three channels of PWM, d1, d2, d3 show different brightness respectivelylibrary ieee; USE ieee.std_logic_1164.ALL; USE ieee.std_logic_arith.ALL; USE ieee.std_logic_unsigned.ALL; ENTITY MyPWM IS GENE...; 吴下阿蒙 FPGA/CPLD

Written for MCU practitioners: I am reposting an engineer's article because I think it may be inspiring to many friends, so I am reposting it here: Microcontrollers are a very practical subject. Without practice, everything is just...; lixiaosch MCU

Why does the servo always alarm?: Recently, the servo drive keeps giving alarms. I hope you can give me some guidance. Thank you very much! I use a servo system of Delta ASDA-AB series 0.2KW. It keeps giving "ALE09" alarm. According t...; eeleader Industrial Control Electronics

When connecting ultra-high-power power supplies in parallel, what design aspects should be paid attention to?: Usually, one power module can solve industrial problems, but in some super-large equipment load transmission, one power module may not meet the requirements, and multiple power modules need to be conn...; eeleader Industrial Control Electronics

Common-mode input voltage of AD7903: [i=s]This post was last edited by fan12398 on 2015-9-12 19:24[/i] Looking at the datasheet of AD7903, its common-mode input voltage is as shown in the figure below, 0.475*Vref ~ 0.525*Vref. If 2.5V Vr...; fan12398 ADI Reference Circuit

Problems encountered when sending short messages using M22: I'm learning about the M22 wireless module recently. I use it to send text messages. The commands are as follows: AT+CFUN=1 AT+CSCA="+8613800512500" AT+CMGF=1 AT+CMGS="+8613815269727" hello, but there...; victor9911 Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components