530MA1301M00DGR datasheet, PDF

Datasheet> All Categories > oscillator> 530MA1301M00DGR

530MA1301M00DGR: DescriptionLVPECL Output Clock Oscillator, 1301MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530MA1301M00DGR Overview

LVPECL Output Clock Oscillator, 1301MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530MA1301M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1301 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Integrated synchronous detector composed of analog multiplier MC1596

Transistor voice control amplifier circuit

Automatic help alarm medicine box control circuit

Automobile voltage monitoring circuit

High frequency noise signal oscillator

High-speed monostable circuit (2)

How to implement firewall settings to block MAC addresses, requiring to block certain MAC addresses of intranet PCs in certain time periods: How to program a firewall setting that blocks MAC addresses, and requires blocking certain MAC addresses of intranet PCs in certain time periods. For example, from 8 am to 2 pm on Wednesday, block the...; 大唐梦 Embedded System

GPRS module Mc52i working process: I want to send UDP data packets through a single-chip microcomputer connected to Mc52i. Which AT commands should I use to control it? I already know SICS SICI SISS SISR SISW SISC IPR. Which ones do I ...; mya2 Embedded System

cpld,fpga classic 77 routines: I hope this helps you guys~...; nuaawangdong FPGA/CPLD

May I ask the type of GPRS module used by the experts?: Because the design needs to transplant the wap protocol to the arm development board, the kannel gateway has only been preliminarily compiled and passed. I don't know how to choose the GPRS module I w...; 七七零零 Embedded System

Classification of crystal diodes: Classification of crystal diodesClassification by use 1. Detection diode 　　In principle, extracting the modulated signal from the input signal is detection. Taking the size of the rectified current (1...; fighting Energy Infrastructure?

Vishay introduces new ultra-thin inductor 2525CZ-11, only 3.0 mm thick: Vishay Intertechnology, Inc. has expanded its ultra-thin, high-current IHLP inductor family with a 2525 footprint, 3.0 mm thickness, and inductance values ranging from 1.0 μH to 22 μH.With the lowest ...; frozenviolet Discrete Device

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components