530RB1334M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > oscillator> 530RB1334M00DG

530RB1334M00DG: DescriptionLVPECL Output Clock Oscillator, 1334MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530RB1334M00DG Overview

LVPECL Output Clock Oscillator, 1334MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530RB1334M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1334 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Pulse shaping circuit a composed of Schmitt shaping integrated circuit

Application of LM3886 in home theater 02

IR2130 application wiring diagram in three-phase fixed frequency output power supply system

Video switch circuit

Use 555 to form a DC step-down conversion circuit diagram

Typical application circuit of thyristor trigger template

The overall architecture and working principle of Gigabit Ethernet cameras: Dear seniors, I want to make a Gigabit Ethernet camera, but I don’t have an idea yet. I don’t know the overall working process and overall architecture. I hope you can give me some advice! Thank you!...; 静若幽兰 Industrial Control Electronics

Please tell me, why can't my cc generate obj files?: Hello, teacher. I bought your XDSusb emulator. I installed CC (c2000), but when I was doing soft simulation, the system always prompted that the .OBJ file could not be opened. I went to the project di...; qidianw Analogue and Mixed Signal

Please give me some advice... . . . . . . . . . . . . . . . . .: Two wires, both for power supply and communication , positive 32V, negative 0V, when communicating, positive voltage , high level 32V, low level 10V, when not communicating, voltage 32V,wide pulse rep...; mtraveler 51mcu

How to quickly solve the TCP connection anomaly in VxWorks, including client crash, reset, network cable unplug, and peer power failure: The tcp connection model is as follows (C language) Scenario: A and B are two hosts under vxWorks, and a TCP connection needs to be established. (A, B is either client or server); This is because tcp ...; tyutlx Real-time operating system RTOS

ARM Getting Started Help: Dear brothers and sisters, I am from the field of automation. I have been working for a few months. I am doing MCU design and have made several products. I found some problems in my work that MCU cann...; yejiandong84 ARM Technology

Test the high and low local oscillator of DVB-S2 sensitivity: = =A bit worried that the description is not clear High LO: 10700MHz,Low LO: 9750MHz(can be set, such as 5150 for single LO) The intermediate frequency is 950~2150MHz. I use an instrument (SFC) to tes...; 顾知之 Integrated technical exchanges

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components