EEWORLDEEWORLDEEWORLD

Part Number

Search

IDT71V65803S133PF

Description
256K X 36 ZBT SRAM, 4.2 ns, PQFP100
Categorystorage   
File Size394KB,26 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric View All

IDT71V65803S133PF Overview

256K X 36 ZBT SRAM, 4.2 ns, PQFP100

IDT71V65803S133PF Parametric

Parameter NameAttribute value
Number of functions1
Number of terminals100
Maximum operating temperature85 Cel
Minimum operating temperature-40 Cel
Maximum supply/operating voltage3.46 V
Minimum supply/operating voltage3.14 V
Rated supply voltage3.3 V
maximum access time4.2 ns
Processing package description14 X 20 MM, PLASTIC, TQFP-100
stateDISCONTINUED
CraftsmanshipCMOS
packaging shapeRECTANGULAR
Package SizeFLATPACK, LOW PROFILE
surface mountYes
Terminal formGULL WING
Terminal spacing0.6500 mm
terminal coatingTIN LEAD
Terminal locationQUAD
Packaging MaterialsPLASTIC/EPOXY
Temperature levelINDUSTRIAL
memory width36
organize256K X 36
storage density9.44E6 deg
operating modeSYNCHRONOUS
Number of digits262144 words
Number of digits256K
Memory IC typeZBT SRAM
serial parallelPARALLEL
256K x 36, 512K x 18
3.3V Synchronous ZBT™ SRAMs
ZBT™ Feature
3.3V I/O, Burst Counter
Pipelined Outputs
Features
IDT71V65603/Z
IDT71V65803/Z
Description
256K x 36, 512K x 18 memory configurations
Supports high performance system speed - 150MHz
(3.8ns Clock-to-Data Access)
ZBT
TM
Feature - No dead cycles between write and read cycles
Internally synchronized output buffer enable eliminates the
need to control
OE
Single R/W (READ/WRITE) control pin
Positive clock-edge triggered address, data, and control signal
registers for fully pipelined applications
4-word burst capability (interleaved or linear)
Individual byte write (BW
1
-
BW
4
) control (May tie active)
Three chip enables for simple depth expansion
3.3V power supply (±5%)
3.3V I/O Supply (V
DDQ
)
Power down controlled by ZZ input
Packaged in a JEDEC standard 100-pin plastic thin quad
flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch
ball grid array(fBGA).
The IDT71V65603/5803 are 3.3V high-speed 9,437,184-bit
(9 Megabit) synchronous SRAMS. They are designed to eliminate dead bus
cycles when turning the bus around between reads and writes, or writes and
reads. Thus, they have been given the name ZBT
TM
, or Zero Bus Turn-
around.
Address and control signals are applied to the SRAM during one clock
cycle, and two cycles later the associated data cycle occurs, be it read or write.
The IDT71V65603/5803 contain data I/O, address and control signal
registers. Output enable is the only asynchronous signal and can be used
to disable the outputs at any given time.
A Clock Enable (CEN) pin allows operation of the IDT71V65603/5803
to be suspended as long as necessary. All synchronous inputs are ignored
when (CEN) is high and the internal device registers will hold their previous
values.
There are three chip enable pins (CE1, CE2,
CE2)
that allow the user
to deselect the device when desired. If any one of these three are not
asserted when ADV/LD is low, no new memory operation can be
initiated. However, any pending data transfers (reads or writes) will be
completed. The data bus will tri-state two cycles after chip is deselected
or a write is initiated.
The IDT71V65603/5803 have an on-chip burst counter. In the burst
mode, the IDT71V65603/5803 can provide four cycles of data for a
single address presented to the SRAM. The order of the burst
sequence is defined by the
LBO
input pin. The
LBO
pin selects
between linear and interleaved burst sequence. The ADV/LD signal is
used to load a new external address (ADV/LD = LOW) or increment
the internal burst counter (ADV/LD = HIGH).
The IDT71V65603/5803 SRAM utilize IDT's latest high-performance
CMOS process, and are packaged in a JEDEC Standard 14mm x 20mm
100-pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array
(BGA) and 165 fine pitch ball grid array (fBGA) .
Pin Description Summary
A
0
-A
18
CE
1
, CE
2
,
CE
2
OE
R/W
CEN
BW
1
,
BW
2
,
BW
3
,
BW
4
CLK
ADV/LD
LBO
ZZ
I/O
0
-I/O
31
, I/O
P1
-I/O
P4
V
DD
, V
DDQ
V
SS
Address Inputs
Chip Enables
Output Enable
Read/Write Signal
Clock Enable
Individual Byte Write Selects
Clock
Advance burst address / Load new address
Linear / Interleaved Burst Order
Sleep Mode
Data Input / Output
Core Power, I/O Power
Ground
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
I/O
Supply
Supply
Synchronous
Synchronous
Asynchronous
Synchronous
Synchronous
Synchronous
N/A
Synchronous
Static
Asynchronous
Synchronous
Static
Static
5304 tbl 01
ZBT and Zero Bus Turnaround are trademarks of Integrated Device Technology, Inc. and the architecture is supported by Micron Technology and Motorola, Inc.
OCTOBER 2008
DSC-5304/08
1
©2008 Integrated Device Technology, Inc.
Come and have a look if you want to learn new technology
[font=宋体]Easy to learn[/font][font=Times New Roman]ARM,[/font][font=宋体]make your level extraordinary[/font]...
liuyanliuyan DIY/Open Source Hardware
Please recommend how to achieve low current clamping below 0.2v
The background is like this. Microphone recording is easily disturbed by wind noise. When the wind is strong, the sound will be broken. After measurement, it was found that the selected microphone wil...
huayang1118 Analog electronics
Stepper motor drive, 8824, noise problem caused by DECAY
[i=s] This post was last edited by dontium on 2015-1-23 11:29 [/i] Comparison test of THB6128 and official 8824 DEMO board from Taobao. Driving 36 stepper motors, it is found that 8824 has obvious noi...
nicdau Analogue and Mixed Signal
How do I use the WIFI-related NETUI examples that come with Platform Builder?
What are the project types of NETUI?...
torresgerrard Embedded System
Design scheme + establishment of STM32F429 project template
I finally received the board. I used to think I was a master of black and white chess, but I lost miserably after playing more than ten games. I won't talk about this anymore. It's all tears. After wa...
qiaoyang123 stm32/stm8
We need a nickname QAQ
I didn't understand the rules when I registered, and now I feel like the account is a pit{:1_85:}...
xingyu1156 Suggestions & Announcements

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2258  369  1353  1303  1097  46  8  28  27  23 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号