530EB529M000DGR datasheet, PDF

Datasheet> All Categories > oscillator> 530EB529M000DGR

530EB529M000DGR: DescriptionLVPECL Output Clock Oscillator, 529MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530EB529M000DGR Overview

LVPECL Output Clock Oscillator, 529MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530EB529M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	529 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Interface circuit between AD574A and PC bus

Rice cooker preset power-off timer circuit

Transistor attenuation--feedback tone circuit

Slow scan wiper control circuit

Months long timing circuit circuit diagram

Light control, single button switch wall base circuit

What is the most commonly used onboard network port control chip model?: Does anyone know which onboard Ethernet port control chip is more commonly used now? Which one is more convenient to develop?Want to use it for local Ethernet data transmission, use the Ethernet inter...; open82977352 Analog electronics

From design to market launch - how many batons are needed in this 5G terminal relay race?: 5G is like a relay race, with four links closely connected from terminal design and development, consistency testing, operator acceptance testing (CAT) to production and manufacturing. Only when termi...; eric_wang RF/Wirelessly

Which expert can solve problem E? Let’s exchange ideas!!!!!!!!!!: [i=s]This post was last edited by paulhyde on 2014-9-15 03:06[/i] Thank you...; 涛家柒柒 Electronics Design Contest

【LPC54100】+ Serial port printing: I spent some time today reading the serial port routines, so I spent some time writing a serial port sending routine using the library. To use the serial port, I have to follow the following steps: (1...; 强仔00001 NXP MCU

Help: DE1_SOC SSH connection error when downloading HPS program using command shell: As shown in the figure, I followed the HelloWorld example in the textbook step by step. When the command shell sent a file to the HPS, it showed ssh Connection refused. The system was changed from win...; yz0101 FPGA/CPLD

Ferroelectric Random Access Memory (F-RAM) and Device System Design: Reliable, long-term data storage has become an increasingly important requirement for battery-powered mobile devices designed for consumer, industrial, and other market segments. In earlier products, ...; Jacktang Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components