531EA1263M00DGR datasheet, PDF

Datasheet> All Categories > oscillator> 531EA1263M00DGR

531EA1263M00DGR: DescriptionLVPECL Output Clock Oscillator, 1263MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531EA1263M00DGR Overview

LVPECL Output Clock Oscillator, 1263MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531EA1263M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1263 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Photoelectric control telephone light circuit

Wiring of lightning protection belts, voltage equalizing rings, etc. in high-rise buildings

TA7240AP audio IC circuit diagram

XTR101 functional circuit

Direct current control system structure diagram (control method of PWM rectifier circuit)

Color TV remote control 19

[Solved] 0 is recognized as NULL. How to solve it?: [i=s]This post was last edited by Tobey on 2016-10-16 17:27[/i] In order to save memory usage, the parameters of multiple calling functions are pointer addresses, and a null pointer check is added. As...; Tobey Programming Basics

After looking at the computer test papers for primary school students this year, I found that I am not as good as the primary school students.: [Problem description]Xiao Ming has a string consisting of lowercase English letters.Xiao Ming plans to modify his string by deleting some characters in the middle of the string. Xiao Ming hopes that a...; kangkls Embedded System

Toshiba Photorelay Evaluation - Dynamic Characteristics Test (Part 2): [size=4]As mentioned earlier, this photorelay has a large switching delay, and it is suspected that the problem is with the load. [/size] [i][url=https://bbs.eeworld.com.cn/forum.php?mod=viewthread&ti...; tianshuihu Toshiba Photorelays TLP3547 Review

Qorvo to Exhibit at IMS 2021: Driven by technology, people have begun to gradually change the way they live, work and entertain over the past few years. As a leading expert in the RF field, Qorvo can help you design better devices...; 兰博 RF/Wirelessly

How to connect .c files and .asm files?: Hello everyone, I have written a program in C and another in assembly language, and I want to connect them to run. What should I do? I am using a C8051F series microcontroller and Keil Cx51 compiler. ...; LSJ MCU

Serial communication-PC side cannot correctly receive the "0x11" character problem: During the engineering debugging and testing, it was found that: the PC side cannot correctly receive the 0x11 character. Use the serial port tool and the serial port loopback. Use hexadecimal to send...; yza223 Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components